

Technological Update November 2024

 \bullet

All information in the following presentation is NVIDIA confidential, including codenames, future products, and performance projections

• No information in this presentation is allowed to be revealed or published without NVIDIA consent

Sharing or distributing copies of this presentation to anyone is strictly prohibited

• Use of cameras to capture information is strictly prohibited

NVIDIA CONFIDENTIAL PRESENTATION

Customer Guidelines

Agenda

• Overview of the main drivers / software libraries needed for the different hardware components;

• Tools for debugging and performance analysis (e.g. Visual/Compute Profiler);

- NVIDIA hardware architecture overview;
- Main differences between the different NVIDIA GPU architectures;
-
- Programming languages available for GPUs;
-
- Main techniques for optimizing code performance;
-
- References to in-depth courses on the different topics.

• Main techniques for optimizing intra-node and inter-node multi-GPU communications with infiniband (e.g. GPUDirect P2P, RDMA); Roadmap of NVIDIA technological developments (for what concerns CPU/GPU);

Pre-Exascale Supercomputing

EDGE SIMULATION Viz

Exascale Supercomputing

EDGE SIM + AI SIMULATION DIGITAL TWIN QUANTUM COMPUTING

O DVIDIA.

 \sim $-$

 $\sigma_{\rm c}$, $\sigma_{\rm c}$, $\sigma_{\rm c}$

 $\mathcal{L}^{\mathcal{L}}$ and $\mathcal{L}^{\mathcal{L}}$

 \sim \sim \sim

 $\mathcal{L}^{\mathcal{L}}(\mathcal{L}^{\mathcal{L}}(\mathcal{L}^{\mathcal{L}}))$

 $\sigma_{\rm c}$ and $\sigma_{\rm c}$

EDGE SIM + AI SIMULATION DIGITAL TWIN QUANTUM COMPUTING

O DVIDIA.

 $\sigma_{\rm c}$, $\sigma_{\rm c}$, $\sigma_{\rm c}$,

 $\omega_{\rm{c}}$ and $\omega_{\rm{c}}$

 \mathcal{L}_{max} , \mathcal{L}_{max}

 $\omega_{\rm{c}} = \omega_{\rm{c}}$.

 $\omega_{\rm{c}} = \omega_{\rm{c}}$.

 $\omega_{\rm c}$ and $\omega_{\rm c}$

AI Factory for Research

AI: The new tool for Science

DRUG DISCOVERY EvolutionaryScale

CANCER RESEARCH

Wellcome Sanger Institute

LABORATORY ROBOTICS

Argonne National Lab

MATERIALS DISCOVERY

Microsoft Research

CLIMATE MODELING KAUST

ASTRO FOUNDATION MODELS The Flatiron Institute

AGRICULTURAL HEALTH Fermata

SEISMIC GEOSCIENCE California Institute of Technology

AI is Transforming Material Science and Chemistry

MACE **OpenSource**

GNoME Google DeepMind

MatterSim: A Deep Learning Atomistic Model Across

Elements, Temperatures and Pressures

Han Yang \mathbb{P}^{1^*} , Chenxi Hu \mathbb{P}^{1^*} , Yichi Zhou^{1†}, Xixian Liu \mathbb{P}^{1^*} , Yu Shi \mathbb{P}^{1^*} , Jielan Li \mathbf{D}^{1*} , Guanzhi Li \mathbf{D}^{1*} , Zekun Chen \mathbf{D}^{1*} , Shuizhou Chen \mathbf{D}^{1*} , Claudio Zeni^{o1}, Matthew Horton^{o1}, Robert Pinsler^{o1}, Andrew Fowler¹, Daniel Zügner^{o1}, Tian Xie^{o1}, Jake Smith^{o1}, Lixin Sun^{o1}, Qian Wang^{o1} Lingyu Kong^{o1}, Chang Liu^{o1}, Hongxia Hao^{o1*}, Ziheng Lu^{o1*}

^{1*}Microsoft Research AI for Science.

*Corresponding author(s). E-mail(s): hanyang@microsoft.com; jielanli@microsoft.com; hongxiahao@microsoft.com; zihenglu@microsoft.com; [†]These authors contributed equally to this work.

Abstract

Multi-National Effort Materials Project

MACE: Higher Order Equivariant Message Passing Neural Networks for Fast and Accurate Force Fields

202 Jan 26 **TIM**

Ilyes Batatia Engineering Laboratory, University of Cambridge Cambridge, CB2 1PZ UK Department of Chemistry, ENS Paris-Saclay, Université Paris-Saclay 91190 Gif-sur-Yvette, France ilyes.batatia@ens-paris-saclay.fr

Gregor N. C. Simm **Engineering Laboratory,** University of Cambridge Cambridge, CB2 1PZ UK

Dávid Péter Kovács **Engineering Laboratory,** University of Cambridge Cambridge, CB2 1PZ UK

Christoph Ortner Department of Mathematics University of British Columbia Vancouver, BC, Canada V6T 1Z2

MatterGen Microsoft Research

Open Materials 2024 (OMat24) Inorganic Materials Dataset and Models

Luis Barroso-Luque, Muhammed Shuaibi, Xiang Fu, Brandon M. Wood, Misko Dzamba, Meng Gao, Ammar Rizvi, C. Lawrence Zitnick, Zachary W. Ulissi

Fundamental AI Research (FAIR) at Meta

The ability to discover new materials with desirable properties is critical for numerous applications from helping mitigate climate change to advances in next generation computing hardware. AI has the potential to accelerate materials discovery and design by more effectively exploring the chemical space compared to other computational methods or by trial-and-error. While substantial progress has been made on AI for materials data, benchmarks, and models, a barrier that has emerged is the lack of publicly available training data and open pre-trained models. To address this, we present a Meta FAIR release of the Open Materials 2024 (OMat24) large-scale open dataset and an accompanying set of pre-trained models. OMat24 contains over 110 million density functional theory (DFT) calculations focused on structural and compositional diversity. Our Equiformer V2 models achieve state-of-the-art performance on the Matbench Discovery leaderboard and are capable of predicting ground-state stability and formation energies to an F1 score above 0.9 and an accuracy of 20 meV/atom, respectively. We explore the impact of model size, auxiliary denoising objectives, and fine-tuning on performance across a range of datasets including OMat24, MPtraj, and Alexandria. The open release of the OMat24 dataset and models enables the research community to build upon our efforts and drive

MatterSIM Microsoft Research

2024 May \Box sci] n tr l

 $\overline{\mathcal{A}}$

202

Jan

29

 $r1-sci$

MatterGen: a generative model for inorganic materials design

Claudio Zeni^{1†}, Robert Pinsler^{1†}, Daniel Zügner^{1†}, Andrew Fowler^{1†}, Matthew Horton^{1†}, Xiang Fu¹. Aliaksandra Shysheya¹, Jonathan Crabbé¹, Lixin Sun¹, Jake Smith¹, Bichlien Nguyen¹, Hannes Schulz¹, Sarah Lewis¹ Chin-Wei Huang¹, Ziheng Lu¹, Yichi Zhou¹, Han Yang¹, Hongxia Hao¹, Jielan Li¹, Ryota Tomioka^{1*†}, Tian Xie^{1*†}

¹Microsoft Research AI4Science.

*Corresponding author(s). E-mail(s): ryoto@microsoft.com; tianxie@microsoft.com; [†]Equal contribution; non-corresponding authors are listed in random order.

> Open Materials 2024 Meta FAIR

2024 Oct \bigcirc $\overline{}$ trl-sci]

Broad industry innovation and achievement

Article

Scaling deep learning for materials discovery

https://doi.org/10.1038/s41586-023-06735-9 Received: 8 May 2023

Accepted: 10 October 2023

Published online: 29 November 2023

Open access

A Check for updates

Amil Merchant^{1,3 \boxtimes}, Simon Batzner^{1,3}, Samuel S. Schoenholz^{1,3}, Muratahan Aykol¹ Gowoon Cheon² & Ekin Dogus Cubuk^{1,3⊠}

Novel functional materials enable fundamental breakthroughs across technological applications from clean energy to information processing¹⁻¹¹. From microchips to batteries and photovoltaics, discovery of inorganic crystals has been bottlenecked by expensive trial-and-error approaches. Concurrently, deep-learning models for language, vision and biology have showcased emergent predictive capabilities with increasing data and computation $12-14$. Here we show that graph networks trained at scale can reach unprecedented levels of generalization, improving the efficiency of materials discovery by an order of magnitude. Building on 48,000 stable crystals identified in continuing studies¹⁵⁻¹⁷, improved efficiency enables the discovery of 2.2 million structures below the current convex hull, many of which escaped previous

GEFS Lower-Resolution Forecast ~25km

Forecast Rollout T=0 to T=120 hrs

CorrDiff NIM for Generative AI Powered Downscaling | FourCastNet NIM for Global Weather Forecasting

Announcing Earth-2 NIMs for CorrDiff & FourCastNet

One Year Rhythm | Supercluster Scale | Full-Stack | CUDA Everywhere NVIDIA BUILDS AI SUPERCOMPUTING INFRASTRUCTURE

Grace Blackwell MGX Node

Chips Purpose-Built for AI Supercomputing GPU | CPU | DPU | NIC | NVLink Switch | IB Switch | ENET Switch

CUDA-X Libraries

CUDA-Accelerated Agentic AI Libraries

Accelerated Software Stack

Inventec

Lenovo

Partners Supercharge HPC and AI

DELL Technologies

mst

PEGATRON

Ecosystem Powering the Next Wave of AI Supercomputing Systems

NVIDIA GB200 Grace Blackwell Superchip

GIGABYTE[®]

Hewlett Packard
Enterprise

Grace Hopper Superchip

NVIDIA GB200 Grace Blackwell NVL4 Superchip

H200 NVL

NVIDIA Blackwell The Engine of the New Industrial Revolution

DECOMPRESSION ENGINE 800 GB/s

5th GENERATION NVLINK Scales to 576 GPUs

2nd GEN TRANSFORMER ENGINE FP4/FP6 Tensor Core

AI SUPERCHIP 208B Transistors

RAS ENGINE 100% In-System Self-Test

SECURE AI Full Performance Encryption & TEE

Built to Democratize Trillion-Parameter AI

-
- 20 PetaFLOPS of AI performance on a single GPU
- 4X Training | 30X Inference | 25X Energy Efficiency & TCO
- Expanding AI Datacenter Scale to beyond100K GPUs

Announcing Fifth Generation NVLink and NVLink Switch Chip Efficient Scaling for Trillion Parameter Models

7.2 TB/s Full all-to-all Bidirectional Bandwidth

Sharp v4 plus FP8

3.6 TF In-Network Compute

Expanding NVLink up to 576 GPU NVLink Domain

18X Faster than Today's Multi-Node Interconnect

GB200 NVL72 Delivers New Unit of Compute

36 GRACE CPUs 72 BLACKWELL GPUs Fully Connected NVLink Switch Rack

GB200 NVL72

Training 720 PFLOPs Inference 1,440 PFLOPs **NVL Model Size 27T params** Multi-Node All-to-All 130 TB/s Multi-Node All-Reduce 260 TB/s

> **OEM and DGX options**

Choose The Right Solution For The Job

Scale-up, CPU+GPU & HGX Products

Real-Time Trillion-Parameter Models LLM & MoE

Graph Neural Networks

Massive Scale Model Training & Inference

 $405B - 1T +$

Rack Power: ~120 / 70kW

NVLink Domain 72

Max GPUs per NVLink Domain Max Performance & Capability

GB200 NVL72 1000W, 480GB, 144GB

Quantum-2/CX7

N/A

Al Training, Inference **Scientific Research**

Data Analytics

70B-405B

Node Power: ~11 / 5.5

NVLink Domain 8 & 4

4-8 GPUs per Baseboard Highest Compute Performa Al, HPC & Dat a Analytics

HGX H200 | H10 700W, 141GB | 80GB

X86 + HOPPER Architectures & *Connectivity*

HGX H100 4-GPU 80GB HBM3 3.4TB/s HGX H200 4-GPU 141GB HBM3e 4.8TB/s

NVIDIA GH200 Grace Hopper Superchip

Built for the New Era of Accelerated Computing and Generative AI

Most versatile compute

Best performance across CPU, GPU or memory intensive applications

Easy to deploy and scale out 1 CPU:1 GPU node simple to manage and schedule for for HPC, enterprise, and cloud

Best Perf/TCO for diverse workloads Maximize data center utilization and power efficiency

Continued Innovation

Grace and Blackwell in 2025

900GB/s NVLink-C2C | 624GB High-Speed Memory 4 PF AI Perf | 72 Arm Cores

Grace Hopper Powers AI Supercomputing Datacenters

Grace Hopper Will Deliver 200 Exaflops of AI performance for Groundbreaking Research

Cumulative AI FLOPS

Isambard A **BELLET OF THE CAR** VENADO

400 350 Cumulative AI Performance (ExaFLOPS of AI) Cumulative AI Performance (ExaFLOPS of AI) 300 250 200 150 100 50 0

200 ExaFLOPS AI Grace Hopper in Supercomputing Centers

65% of Hopper are Grace Hopper

> **2X** More energy efficient

GRACE GPU-GPU NVLINK

Architectures & Cost of *Connectivity*

GH200 96GB 480 GB LP5x

96GB HBM3

Scale Out AI Inference

Grace Hopper Superchip 4-Way Design

The choice for the world's fastest supercomputers

GH200 Grace Hopper HPC Platform Unified Memory and Cache Coherence for Next Gen HPC Performance

Grace-Hopper Superchip Workload Performance

Hopper architecture

80B Transistors, TSMC 4N **HOPPER H100 TENSOR CORE GPU**

4th Gen NVLink 900GB/s total BW New SHARP support NVLink Network

EX DVIDIA.

132 SMs 2x Performance per Clock 4th Gen Tensor Core Thread Block Clusters

NEW HOPPER SM ARCHITECTURE

- 2x faster FP32 & FP64 FMA
- 256 KB L1\$ / Shared Memory
- New 4**th** Gen Tensor Core
- **E** New DPX instruction set
- **E** New Tensor Memory Accelerator
	- Fully asynchronous data movement
- New Thread Block Clusters
	- **Turn locality into efficiency**

SM

Tensor Cores

- Specialized high-performance compute cores for matrix multiply and accumulate (MMA) math operations for AI and HPC applications.
- Operating in parallel across SMs in one NVIDIA GPU deliver massive increases in throughput and efficiency compared to standard floating-point (FP), integer (INT), and fused multiply-accumulate (FMA) operations.
- Support for a wide range of data types (fp64, fp32, tf32, fp16, bfloat16, fp8, int8) and mixed precision
- New Transformer Engine designed specifically to accelerate Transformer model training and inference (chooses dynamically between FP8 and 16-bit calculations)
- Tensor Memory Accelerator feeds the H100 Tensor Cores with transfers large blocks of data and multi-dimensional tensors from global memory to shared memory and vice-versa.

FP8 TENSOR CORE

Allocate 1 bit to either range or precision Support for multiple accumulator and output types

2x throughput & half footprint of FP16/BF16

Thread Block Clusters

New feature introduces programming locality within clusters of SMs Shared memory blocks of SMs within a GPU Processing Cluster (GPC) can communicate directly (w/o going to HBM) Leveraged with CUDA cooperative groups API

For details, see "NVIDIA H100 Tensor Core GPU Architecture" white paper available for download

HW-accelerated mem_copies

Global <=> Shared Mem

Shared Mem <=> Shared Mem for Clusters

Address generation for 1D to 5D Tensors

Simplified programming model

Fully asynchronous with threads

No addr gen or data movement overhead Synchronize with transaction barrier

TENSOR MEMORY ACCELERATOR UNIT

ASYNC MEM COPY USING TMA

Software

CUDA

CUDA: NVIDIA's Computing Platform Used Everywhere

<http://developer.nvidia.com/cuda-downloads>

CUDA TOOLKIT Libraries, Languages and Development Tools for GPU Computing

Programming Approaches

Development Environment

Language Support

"Drop-in" Acceleration Maximum Flexibility

Compile new languages to CUDA

Libraries **Programming Languages**

CUDA-GDB Debugger

CUDA Profiling Tools Interface

GPU Accelerated Libraries "Drop-In" Acceleration For Your Applications

DEEP LEARNING

LINEAR ALGEBRA PARALLEL ALGORITHMS

SIGNAL, IMAGE & VIDEO

NVIDIA HPC SDK

Available at developer.nvidia.com/hpc-sdk, on NGC, via Spack, and in the Cloud

Develop for the NVIDIA Platform: GPU, CPU and Interconnect Libraries | Accelerated C++ and Fortran | Directives | CUDA x86_64 | Arm | OpenPOWER 7-8 Releases Per Year | Freely Available

OK, but, What Does It Mean?

How GPU Acceleration Works

Application Code

Compute-Intensive Functions

Rest of Sequential CPU Code

95% of Code 5% of Execution

Piece-by-Piece, not All-or-Nothing

Incrementally accelerate key components of an application

Real applications are complex

No need to port the whole thing in one go

Example: "Transformer" deep neural network

Piece-by-Piece, not All-or-Nothing

CUDA includes heterogeneous profiling tools to help evaluate which components to port next

Incrementally accelerate key components of an application

Example: "Transformer" deep neural network

Example: "Transformer" deep neural network Later Later Runs on GPU Runs on CPU

Piece-by-Piece, not All-or-Nothing Incrementally accelerate key components of an application

Piece-by-Piece, not All-or-Nothing Incrementally accelerate key components of an application

Example: "Transformer" deep neural network

Piece-by-Piece, not All-or-Nothing

Incrementally accelerate key components of an application

Example: "Transformer" deep neural network

What is CUDA A Simplified View

• CUDA Programming Environment

- Domain-Specific Libraries
- - Compiler
	-
- CUDA Runtime Libraries

• CUDA programming model (will talk more about this)

• **Kernel Mode Driver –** Lives in the OS, handles low-level hardware

- Driver:
	- interaction
	-

• **User Mode Driver –** Integrates with your application, maps low-

But, Of Course, a Real Application is Complex

Many Components, Many Dependencies

4 Ways To Accelerate Applications

Directives (OpenACC, OpenMP)

Applications

"Drop-in" Acceleration

Portable **Performance**

Flexibility

Easily Accelerate Applications

Standard Languages

4 Ways To Accelerate Applications

Directives (OpenACC, OpenMP)

Applications

"Drop-in" Acceleration

Flexibility

Easily Accelerate Applications

Standard Languages

Portable Performance

Libraries: Easy, High-Quality Acceleration

EASE OF USE Using libraries enables GPU acceleration without in-depth knowledge of GPU programming

"DROP-IN" Many GPU-accelerated libraries follow standard APIs, thus enabling acceleration with minimal code changes

QUALITY Libraries offer high-quality implementations of functions encountered in a broad range of applications

PERFORMANCE NVIDIA libraries are tuned by experts

GPU Accelerated Libraries "Drop-In" Acceleration For Your Applications

DEEP LEARNING

LINEAR ALGEBRA PARALLEL ALGORITHMS

SIGNAL, IMAGE & VIDEO

3 Steps To A CUDA-Accelerated Application

Ite library calls with equivalent CUDA library calls saxpy (...) > cublasSaxpy (...)

data locality ith CUDA: cudaMallocManaged,() cudaMalloc(), cudaMemcpy() ith CUBLAS: cublasAlloc(), cublasSetVector()

and link the application with the CUDA-accelerated library \$ gcc myobj.o –l cublas

Single Precision Alpha X Plus Y (SAXPY)

Part of Basic Linear Algebra Subroutines (BLAS) library

$z = \alpha x + y$ *x***,** *y***,** *z* : vector ^α : scalar

Drop-In Acceleration With CUDA Maths Libraries

In two easy steps

int N = 1 << 20; $x = (float *)malloc(N * sizeo)$ $y = (float *)malloc(N * sizeo)$ initData(x, y); // Perform SAXPY on 1M elemen saxpy(N, 2.0, x, 1, y, 1); useResult(y);

int $N = 1 \ll 20$; $1/\sqrt{10}$ elements $x = (float *)malloc(N * sizeof(float));$ $y = (float *)malloc(N * sizeof(float));$ initData(x, y); // Perform SAXPY on 1M elements: y[]=a*x[]+y[]

saxpy(N, 2.0, x, 1, y, 1);

useResult(y);

Original Code GPU-Accelerated Code

Drop-In Acceleration With CUDA Maths Libraries Step 1: Update memory allocation to be CUDA-aware

int N = 1 << 20; // 1M elements $x = (float *)malloc(N * sizeof(float));$ $y = (float *)malloc(N * sizeof(float));$ initData(x, y); // Perform SAXPY on 1M elements: y[]=a*x[]+y[] saxpy(N, 2.0, x, 1, y, 1); useResult(y);

```
int N = 1 << 20; // 1M elements
cudaMallocManaged(&x, N * sizeof(float));
cudaMallocManaged(&y, N * sizeof(float));
// Perform SAXPY on 1M elements: y[]=a*x[]+y[]
```


Original Code GPU-Accelerated Code

Here, we use Unified Memory which automatically migrates between host (CPU) and device (GPU) as needed by the program

Drop-In Acceleration With CUDA Maths Libraries Step 2: Call CUDA library version of API

int N = 1 << 20; // 1M elements $x = (float *)malloc(N * sizeof(float));$ $y = (float *)malloc(N * sizeof(float))$; initData(x, y); // Perform SAXPY on 1M elements: y[]=a*x[]+y[] saxpy(N, 2.0, x, 1, y, 1); useResult(y);

int N = 1 << 20; // 1M elements cudaMallocManaged(&x, N * sizeof(float)); cudaMallocManaged(&y, N * sizeof(float));

// Perform SAXPY on 1M elements: y[]=a*x[]+y[]

Original Code GPU-Accelerated Code

Here, we use Unified Memory which automatically migrates between host (CPU) and device (GPU) as needed by the program

SIX WAYS TO SAXPY

Programming Languages for GPU Computing

Single Precision Alpha X Plus Y (SAXPY)

Part of Basic Linear Algebra Subroutines (BLAS) library

$z = \alpha x + y$ *x***,** *y***,** *z* : vector ^α : scalar

GPU SAXPY in multiple languages and libraries

A selection of possibilities, not a tutorial


```
 float a, 
             float *x, 
            float *y)
  for (int i = 0; i < n; ++i)y[i] = a * x[i] + y[i];// Perform SAXPY on 1M elements
```


Parallel C code with OpenACC

OpenACC Compiler Directives 1

Serial C code

cuBLAS Library 2

int N = $1 < 20$;

cublasInit();

```
cublasSetVector(N, sizeof(x[0]), x, 1, d_x, 1);
cublasSetVector(N, sizeof(y[0]), y, 1, d_y, 1);
// Perform SAXPY on 1M elements
cublasSaxpy(N, 2.0, d_x, 1, d_y, 1);
cublasGetVector(N, sizeof(y[0]), d_y, 1, y, 1);
```


int N = $1 < 20$; ... // Use your choice of blas library // Perform SAXPY on 1M elements blas_saxpy(N, 2.0, x, 1, y, 1);

cublasShutdown();

Serial BLAS code Parallel cuBLAS code

You can also call cuBLAS from Fortran, C++, Python and other languages

CUDA C++ 3

```
__global__ 
\big\{}
int N = 1 < 20;
```
Serial C code CUDA C++ code

- void saxpy(int n, float a, float *x, float *y)
	- int i = blockIdx.x*blockDim.x + threadIdx.x; if $(i \le n)$ y[i] = $a * x[i] + y[i]$;

// Perform SAXPY on 1M elements saxpy<<< 4096, 256 >>>(N, 2.0, d_x, d_y);

void saxpy(int n, float a, float *x, float *y) $\big\{$ for $(int i = 0; i < n; ++i)$ $y[i] = a * x[i] + y[i];$ } // Perform SAXPY on 1M elements int N = $1 < 20$; saxpy(N, 2.0, x, y);

Serial Standard C++ code CUDA C++ code

int N = $1 < 20$;

std::vector<float> x(N), y(N); ... // Perform SAXPY on 1M elements std::transform(x.begin(), x.end(), y.begin(), y.end(), $2.0f * 1 + 2;$

CUDA C++ Core Libraries (CCCL) 4

int N = $1 < 20$;

thrust::transform(d_x.begin(), d_x.end(), d_y.begin(),d_y.begin(), $2.0f * -1 + -2)$

...

- thrust::host_vector<float> x(N), y(N);
- thrust::device_vector<float> d_x = x;
- thrust::device_vector<float> d_y = y;

// Perform SAXPY on 1M elements

Serial Standard C++ code CUDA C++ code

int N = $1 < 20$;

std::vector<float> x(N), y(N); ... // Perform SAXPY on 1M elements std::transform(x.begin(), x.end(), y.begin(), y.end(), $2.0f * 1 + 2;$

Standard C++ Parallel Algorithms (stdpar) 5

int N = $1 < 20$; out.reserve(N); ...

std::transform(});

```
std::vector<float> x(N), y(N), out;
// Perform SAXPY on 1M elements 
        std::execution::par_unseq,
         x.begin(), x.end(), y.begin(), y.end(),
         std::back_inserter(out),
         [](int a, int b) {
                  return 2.0f * a + b;
```


import numpy as np def saxpy(a, x, y): return $a * x + y$ N = 1048576 # Initialize arrays # Add arrays on GPU $C =$ saxpy $(2.0, X, Y)$

Standard Python **Numba Parallel Python**

```
from numba import vectorize
@vectorize(['float32(float32, float32,
              float32)'], target='cuda')
A = np.ones(N, dtype=np.float32)
B = np.ones(A.shape, dtype=A.dtype)C = np.empty_like(A, dtype=A.dtype)
```


import numpy as np def saxpy(a, x, y): return [a * xi + yi for xi, yi in zip(x, y)] x = np.arange(2**20, dtype=np.float32) $y = np.arange(2**20, dtype=np.float32)$ $cpu_result = saxyy(2.0, x, y)$

Anatomy of a CUDA binary

Hello world example

Anatomy of a CUDA binary

PTX Compatibility Layer

Hello world example

How Do We Keep Things Working Together?

- The simplest use case:
	- "Your compiled application will work forever on NVIDIA GPUs, regardless of installed driver"
- All newer GPU drivers will be binary-compatible with older binaries
	- Requires statically linking libraries like the CUDA runtime \blacktriangleright
- Recompiling from *source* may require API changes Only binary compatibility is guaranteed

CUDA Compatibility "Backward Compatibility" Software Considerations

- Binaries are built for a specific GPU family, PTX is used to target additional families
	- Each architecture supports a given ISA, or **compute capability** \blacktriangleright
	- PTX enables compatibility between architectures
- Compiled applications target a specific CC, with *some* compatibility within a family (newer but not older)
- Supported:
	- **CC 8.0 cubin runs on CC 8.6** (A100 \rightarrow A40)
- Unsupported:
	- **CC 8.6** cubin cannot run on CC 8.0 (A40 \rightarrow A100) \blacktriangleright
	- **CC 8.0** cubin cannot run on **CC 7.0** (A100 \rightarrow V100)
	- **CC 7.0** cubin cannot run on **CC 8.0** (V100 \rightarrow A100) $\begin{matrix} \hline \end{matrix}$

CUDA Compatibility "SM/Compute Compatibility" Hardware Considerations (Binaries)

- **PTX Code** is compatible with future versions, both Major and Minor
- Supported PTX Migration:
	- $CC 8.0$ PTX runs on $CC 8.6$ (A100 PTX \rightarrow A40)
	- CC 7.0 PTX runs on CC 8. $(V100$ PTX \rightarrow A100)
- Unsupported PTX Migration:
	- $CC 8.6$ PTX cannot run on CC 8.0 (A40 PTX \rightarrow A100) \blacktriangleright
	- CC 8.0 PTX cannot run on CC 7.0 (A100 PTX \rightarrow V100)

CUDA compatibility "PTX Compatibility" Hardware Considerations

CUDA COMPATIBILITY "PTX Compatibility" Hardware Considerations

"CUDA Everywhere"

Code for one GPU runs on all GPUs with newer SM version

CUDA applications are portable between all chip classes (100, 10x, 20x, 21x, 10b, etc.)

- All current features supported on all future architectures
- **Performance & capacities vary (e.g. SM count)**
- A few features much slower but still functional (e.g. FP64)

Volta applications "just work" on Turing/Ampere/Hopper Datacenter libraries "just work" for Quadro, GeForce, etc.

Portability depends on PTX Just-In-Time Compilation

guarantee: PTX 8.0 runs on CC 9,10,11, ...

Exact match of SASS runs natively (many may exist)

PTX 8.0 won't run on an older CC. Applications occasionally include older PTX to avoid shipping lots of SASS.

SASS is pre-compiled binary code native to a specific GPU architecture - multiple versions may be packaged together

PTX is assembly code JIT compiled by CUDA when an application is run on a new GPU for which there is no SASS

CUDA compatibility "Minor-Version Compatibility" (Previously "Enhanced Compatibility")

- Applications created within a major-release of CUDA may run on a system with the minimum driver version
	- E.g., 11.x CTK requires **450.80.02**
- Works with:
	- Newer driver than CTK
	- Newer CTK than driver $\begin{array}{c} \hline \end{array}$
- New CTK features that require a new driver will return errors
	- Programmers must write code to check if features exist and \blacktriangleright if libraries are supported (e.g., cublas must match cudnn)*
- PTX JIT unsupported (matching driver required)

* See NVIDIA "Best Practices" Documentation

E NVIDIA.

Using a CUDA toolkit with higher-versioned UMD with a lower-versioned KMD

CUDA Compatibility "Forward Compatibility"

- Deployment & upgrade of Drivers may be very disruptive, especially in CSP and enterprise datacenters
- Can be used across major and minor versions of CTK
- Compatibility Package to be installed, includes user-mode driver (among other files)
	- Via symbolic links, multiple compatibility versions can be installed together in a single system
- Programmers must check for supported features & supported hardware
- Supports PTX JIT compilation

Key Takeaways

- CUDA applications are compatible forever
- CUDA programs within a major version *generally* are compatible
- CUDA applications run against older drivers with compatibility shims
	- Matters in e.g. containers, data center environments
Multi GPU Multi Node programming

Example: Jacobi solver

$\Delta u(x,y)=0 \ \forall \ (x,y)\in\Omega\backslash\delta\Omega$

Solves the 2D-Laplace Equation on a rectangle

Dirichlet boundary conditions (constant values on boundaries) on left and right boundary Periodic boundary conditions on top and bottom boundary

Example: Jacobi Solver Single GPU

While not converged Do Jacobi step: for($int \ iy = 1$; $iy \ (*ny-1*)$; $iy++$) for($int ix = 1$; $ix < nx-1$; $ix++$) a_{new} [iy*nx+ix] = -0.25 *

-
-
-
- $-$ (a[iy *nx+(ix+1)] + a[iy *nx+ix-1]
- + a[(iy-1)*nx+ ix] + a[(iy+1)*nx+ix]);

E NVIDIA.

Apply periodic boundary conditions

 Swap a_new and a Next iteration

Example: Jacobi Solver Multi GPU

While not converged Do Jacobi step: for(int iy = **iy_start**; iy < **iy_end**; iy++) for($int ix = 1$; $ix < nx-1$; $ix++$) $a_{\text{new}}[iy*nx+ix] = -0.25 *$

Apply periodic boundary conditions

Halo exchange

Swap a_new and a

Next iteration

Message Passing Interface - MPI

• Standard to exchange data between processes via messages

- Defines API to exchanges messages
	- Point to Point: e.g. MPI_Send, MPI_Recv
	- Collectives: e.g. MPI_Reduce
- Multiple implementations (open source and commercial)
	- Bindings for C/C++, Fortran, Python, …
	- E.g. MPICH, OpenMPI, MVAPICH, IBM Platform MPI, Cray MPT, …

MPI - Skeleton

int main(int argc, char *argv[]) { int rank,size;

/* Initialize the MPI library */

MPI_Init(&argc,&argv);

MPI_Comm_rank(MPI_COMM_WORLD,&rank);

-
- /* Determine the calling process rank and total number of ranks */ /* Call MPI routines like MPI_Send, MPI_Recv, ... */
	-

MPI_Comm_size(MPI_COMM_WORLD,&size);

#include <mpi.h>

...

/* Shutdown MPI library */ MPI_Finalize(); return 0;

}

Multi Process Multi GPU Programming

Using CUDA-aware MPI

-
-
-

Handle GPU affinity on multi-GPU nodes:

int $local_rank = -1$; MPI_Comm_rank(local_comm,&local_rank); int num_devices = 0; cudaGetDeviceCount(&num_devices); cudaSetDevice(local_rank % num_devices);

(Use **M PI_Comm_split_type**(MPI_COMM_WORLD, **M PI_COM M _TYPE_SHARED**, rank, info, &local_comm); to get local_comm.)

Multi Process Multi GPU Programming

Using CUDA-aware MPI

while (l2_norm > tol && iter < iter_max) { cudaEventRecord(compute_done, compute_stream);

- cudaMemsetAsync(l2_norm_d, 0, sizeof(real), compute_stream);
- launch_jacobi_kernel(a_new, a, l2_norm_d, iy_start, iy_end, nx, compute_stream);
	-
- cudaMemcpyAsync(l2_norm_h, l2_norm_d, sizeof(real), cudaMemcpyDeviceToHost, compute_stream);

cudaEventSynchronize(compute_done); const int top = rank > θ ? rank - 1 : (size - 1); const int bottom = $(rank + 1)$ % size; // Top/Bottom Halo exchange -> next slide

cudaStreamSynchronize(compute_stream); MPI_CALL(MPI_Allreduce(l2_norm_h, &l2_norm, 1, MPI_REAL_TYPE, MPI_SUM, MPI_COMM_WORLD)); l2_norm = std::sqrt(l2_norm);

std::swap(a_new, a); iter++;

}

Example Jacobi Top/Bottom Halo

MPI_Sendrecv(a_new+iy_start*nx, nx, MPI_FLOAT, top , 0,

a_new+(iy_end*nx), nx, MPI_FLOAT, bottom, 0, MPI_COMM_WORLD, MPI_STATUS_IGNORE);

 \bigcirc \bigcirc

Example Jacobi Top/Bottom Halo

MPI_Sendrecv(a_new+iy_start*nx, nx, MPI_FLOAT, top, 0,

a_new+(iy_end*nx), nx, MPI_FLOAT, bottom, 0,

MPI_COMM_WORLD, MPI_STATUS_IGNORE);

Example Jacobi Top/Bottom Halo

Benchmark Setup DGX H100

• [NVIDIA HPC SDK container:](https://catalog.ngc.nvidia.com/orgs/nvidia/containers/nvhpc) Tag nvcr.io/nvidia/nvhpc:24.1-devel-cuda12.3-ubuntu22.04

• For all runs CPU and GPU affinities have been tuned: See bench. sh in <https://github.com/NVIDIA/multi-gpu-programming-models>

- CUDA Driver 535.129.03
-
- GPUs@1980 Mhz
- Reported Runtime is the minimum of 5 repetitions
-

Example: Jacobi Solver

Single GPU performance vs. problem size – NVIDIA H100 80GB HBM3

Benchmarksetup: DGX H100, CUDA Driver 535.129.03, NVIDIA HPC SDK container: nvcr.io/nvidia/nvhpc:24.1-devel-cuda12.3-ubuntu22.04, GPUs@1980Mhz AC, Reported Runtime is the minimum of 5 repetitions

Efficiency [%] iciency

Problem size nx=ny

■Performance [Mcells/s] ● Efficiency [%]

Multi GPU Jacobi Runtime And Parallel Efficiency

MPI on DGX H100 – 20480 x 20480, 1000 iterations

Benchmark setup: DGX H100, CUDA Driver 535.129.03, NVIDIA HPC SDK container: nvcr.io/nvidia/nvhpc:24.1-devel-cuda12.3-ubuntu22.04, GPUs@1980Mhz AC, Reported Runtime is the minimum of 5 repetitions

Multi GPU Jacobi Nsight Systems Timeline

MPI 8 NVIDIA H100 80GB HBM3 on DGX H100

Overlapping Communication and Computation

No Overlap No Overlap

Process inner domain

Dependency

Overlap

Process boundary domain Number 2012

Process Whole Domain National COMM COMM COMM

MPI

Overlapping Communication and Computation

const int top = rank > 0 ? rank - 1 : (size-1); const int bottom = $(rank+1)$ %size; cudaStreamSynchronize(push_top_stream); cudaStreamSynchronize(push_bottom_stream); MPI_STATUS_IGNORE);

- launch_jacobi_kernel(a_new, a, l2_norm_d, iy_start, (iy_start+1), nx, push_top_stream);
- launch_jacobi_kernel(a_new, a, l2_norm_d, (iy_end-1), iy_end, nx, push_bottom_stream);
- launch_jacobi_kernel(a_new, a, l2_norm_d, (iy_start+1), (iy_end-1), nx, compute_stream);
	-
	-
	-
- MPI_Sendrecv(a_new+iy_start*nx, nx, MPI_REAL_TYPE, top , 0,
	- a_new+(iy_end*nx), nx, MPI_REAL_TYPE, bottom, 0,
	- MPI_COMM_WORLD, MPI_STATUS_IGNORE);
		-
- MPI_Sendrecv(a_new+(iy_end-1)*nx, nx, MPI_REAL_TYPE, bottom, 0, a_new, nx, MPI_REAL_TYPE, top, 0, MPI_COMM_WORLD,

Multi GPU Jacobi Nsight Systems Timeline

MPI Overlap 8 NVIDIA H100 80GB HBM3 on DGX H100

Multi GPU Jacobi Parallel Efficiency DGX H100 – 20480 x 20480, 1000 iterations

Benchmarksetup: DGX H100, CUDA Driver 535.129.03, NVIDIA HPC SDK container: nvcr.io/nvidia/nvhpc:24.1-devel-cuda12.3-ubuntu22.04 , GPUs@1980Mhz AC, Reported Runtime is the minimum of 5 repetitions

NCCL Optimized inter-GPU communication

- Library for efficient communication with GPUs
- First: Collective Operations (e.g. Allreduce), as they are required for Deep Learning
- Since 2.8: Support for Send/Recv between GPUs
- Library running on GPU: Communication calls are translated to a GPU kernel (running on a stream)

Sockets InfiniBand Other networks

NCCL : **N**VIDIA **C**ollective **C**ommunication **L**ibrary Communication library running on GPUs, for GPU buffers.

Binaries :<https://developer.nvidia.com/nccl> and in NGC containers Source code :<https://github.com/nvidia/nccl> Perf tests :<https://github.com/nvidia/nccl-tests>

Multi GPU Jacobi Parallel Efficiency DGX H100 – 20480 x 20480, 1000 iterations

Benchmarksetup: DGX H100, CUDA Driver 535.129.03, NVIDIA HPC SDK container: nvcr.io/nvidia/nvhpc:24.1-devel-cuda12.3-ubuntu22.04 , GPUs@1980Mhz AC, Reported Runtime is the minimum of 5 repetitions

NCCL

Overlapping Communication and Computation

cudaStreamCreateWithPriority(&push_stream, cudaStreamDefault, greate

- launch_jacobi_kernel(a_new, a, l2_norm_d, iy_start, (iy_start + 1), nx, **push_stream**);
- launch_jacobi_kernel(a_new, a, l2_norm_d, (iy_end 1), iy_end, nx, **push_stream**);
- launch_jacobi_kernel(a_new, a, 12_norm_d, (iy_start + 1), (iy_end -

ncclRecv(a_new, nx, NCCL_REAL_TYPE, top, nccl_comm

```
int leastPriority = 0;
int greatestPriority = leastPriority;
cudaDeviceGetStreamPriorityRange(&leastPriority, &greatestPriority);
cudaStream_t compute_stream,push_stream;
cudaStreamCreateWithPriority(&compute_stream, cudaStreamDefault, least
...
ncclGroupStart();
```
- ncclSend(a_new + (iy_end 1) * nx, nx, NCCL_REAL_TYPE, btm, nccl_comm, **push_stream**);
- ncclRecv(a_new + (iy_end * nx), nx, NCCL_REAL_TYPE, btm, nccl_comm, **push_stream**);
- ncclSend(a_new + iy_start * nx, nx, NCCL_REAL_TYPE, top, nccl_comm, **push_stream**);

```
ncclGroupEnd();
```


E DVIDIA

Multi GPU Jacobi Parallel Efficiency DGX H100 – 20480 x 20480, 1000 iterations

Benchmarksetup: DGX H100, CUDA Driver 535.129.03, NVIDIA HPC SDK container: nvcr.io/nvidia/nvhpc:24.1-devel-cuda12.3-ubuntu22.04, GPUs@1980Mhz AC, Reported Runtime is the minimum of 5 repetitions

CUDA Graphs Reducing launch overhead

CUDA graphs reduce kernel launch latencies:

From [Advanced Performance Optimization in CUDA \[S62192\]](https://register.nvidia.com/flow/nvidia/gtcs24/attendeeportal/page/sessioncatalog/session/1695395019805001m1oR) by Igor Terentyev more details on Graphs there.

Three-Stage Execution Model Minimizes Execution Overheads – Pre-Initialize As Much As Possible

Single Graph "Template"

Created in host code or built up from libraries

Sets up & initializes GPU execution structures (create once, run many times)

Instantiate

Multiple "Executable Graphs"

Snapshot of templates

Execute

Executable Graphs Running in CUDA Streams Concurrency in graph **is not** limited by stream

Multi GPU Jacobi Parallel Efficiency DGX H100 – 20480 x 20480, 1000 iterations

Benchmarksetup: DGX H100, CUDA Driver 535.129.03, NVIDIA HPC SDK container: nvcr.io/nvidia/nvhpc:24.1-devel-cuda12.3-ubuntu22.04, GPUs@1980Mhz AC, Reported Runtime is the minimum of 5 repetitions

NVSHMEM

Implementation of OpenSHMEM, a Partitioned Global Address Space (PGAS) library

Symmetric objects are allocated collectively with the same size on every PE

Symmetric memory: nvshmem_malloc(...); Private memory: cudaMalloc(...);

CPU (blocking and stream-ordered) and CUDA Kernel interfaces Read: nvshmem_get(…); Write: nvshmem_put(…); Atomic: nvshmem_atomic_add(…); Flush writes: nvshmem_quiet(); Order writes: nvshmem_fence();

Synchronize: nvshmem_barrier(); Poll: nvshmem_wait_until(…);

Interoperable with MPI

Multi GPU Jacobi Parallel Efficiency DGX H100 – 20480 x 20480, 1000 iterations

Benchmarksetup: DGX H100, CUDA Driver 535.129.03, NVIDIA HPC SDK container: nvcr.io/nvidia/nvhpc:24.1-devel-cuda12.3-ubuntu22.04, GPUs@1980Mhz AC, Reported Runtime is the minimum of 5 repetitions

Source is on GitHub: <https://github.com/NVIDIA/multi-gpu-programming-models>

Conclusion Thank you for your attention

