2nd EuCAIF Conference 2025 - Cagliari, Italy

Pulse pile-up reconstruction using 1D-CAE for signal discrimination in nuclear experiments

J.M. Deltoro^{1,2}, R. Martínez^{1,2}, A. Goasduff³, V. González², A. Gadea¹, G. Jaworski⁴ ¹Instituto de Física Corpuscular, CSIC-UV, Spain; ²University of Valencia, Spain; ³Laboratori Nazionali di Legnaro, Italy; ⁴Heavy Ion Laboratory, University of Warsaw, Poland

Abstract

Pulse pile-up in detection systems can degrade energy and time resolution, especially in high-rate environments. While traditional rejection methods discard overlapping events, some of these signals may still contain valuable physical information. We present a novel reconstruction method based on a one-dimensional convolutional autoencoder (1D-CAE), trained on data acquired for our first experience, from the Neutron Detector Array (NEDA). This method reconstructs pile-up events, allowing further analysis such as Pulse Shape Analysis (PSA) neutron-gamma discrimination using the Charge Comparison method (CC). As part of ongoing work, we have executed the model on a 32-bit microprocessor and are currently implementing the solution on FPGA hardware. Using the HLS4ML library, we have generated a hardware IP core, although successful simulation of the IP remains an open task. These developments aim to enable real-time, on-detector pulse reconstruction in future high-throughput experiments.

Introduction

Building on previous work on pulse pile-up reconstruction¹, the objective is to implement this reconstruction model in FPGA hardware for Although originally real-time processing. developed for NEDA², the approach is relevant for other detectors using PSA, such as $GRIT^3$.

Real-Time pulse pile-up reconstruction

The trained model has been successfully deployed on a Raspberry Pi using TensorFlow Lite, demonstrating real-time inference on a mini PC. Current work focuses on FPGA implementation using the HLS4ML^{4,5} library to generate synthesizable HDL code. As an intermediate step, model inference has already been achieved with HLS4ML libary, paving the way for full integration on the Xilinx ZCU104 board with a UltraScale+ FPGA.



Figure 1. Example of using 1D-CAE trained model for the reconstruction of pile-up signals from detector.



2. Correlation coefficient between original and Figure reconstructed signals depending on the distance between pulses. Average correlation between original signal and reconstructed signal of 0.988.



Figure 4. Block diagram of the implementation in Xilinx ZCU104 board with UltraScale+ FPGA.

Problems encountered

- **Single Output in HLS4ML:** Limited to one output, restricting model designs.
- **TensorFlow Layer Issues:** Some TensorFlow layers incompatible with HLS4ML conversion.
- Linux-Only Support: HLS4ML works only on Linux, not Windows.
- Vivado Version Conflicts: Incompatibilities between HLS4ML and some Vivado versions.
- High Resource Use in RTL: RTL conversion increases resource demands due to complex layers.

Conclusions

- Machine learning enables recovery of pile-up events in detectors like NEDA and GRIT
- The inference has been successfully demonstrated on a Raspberry Pi using TensorFlow Lite.
- FPGA implementation is in progress using HLS4ML, with model inference already achieved in HLS.
- This work represents a key step toward integrating real-time pile-up reconstruction into experimental data acquisition systems.

Contact

Jose Manuel Deltoro Berrio -Instituto de Física Corpuscular, Valencia, Spain Email: josemadeltoro@ific.uv.com Phone: +34 650 11 82 76 Website: https://www.linkedin.com/in/jose-manuel-deltoro/



References

- Deltoro, J.M., Jaworski, G., Goasduff, A. et al. Reconstruction of pile-up events using a one-dimensional convolutional autoencoder for the NEDA detector array. NUCL SCI TECH 36, 32 (2025). https://doi.org/10.1007/s41365-024-01606-y
- Valiente-Dobón, J., Jaworski, G., Goasduff, A., et al., "NEDA—NEutron Detector Array," Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, vol. 927, pp. 81–86, May 2019. https://doi.org/10.1016/j.nima.2019.02.021
- Aliaga, R. J., Herrero-Bosch, V., Capra, S., et al. Conceptual design of the TRACE detector readout using a compact, dead time-less analog memory ASIC. Nucl. Instrum. Methods Phys. Res. A., 800, 34–39. https://doi.org/10.1016/J.NIMA.2015.07.067
- FastML Team. (2023). fastmachinelearning/hls4ml. Zenodo. https://doi.org/10.5281/zenodo.1201549
- Duarte, J., Han, S., Harris, P. et al. Fast inference of deep neural networks in FPGAs for particle physics. Journal of Instrumentation, 13(07), P07027 (2018). https://doi.org/10.1088/1748-0221/13/07/P07027

Funding: Work funded by MCIN/AEI/10.13039/501100011033 and Generalitat Valenciana, Spain with grants PRTR-C17.I01 and ASFAE/2022/031 and by the EU NextGenerationEU funds.