


Radiation tolerance tests of key electronic components of the dRICH RDO



The PDU radiation environment

The dRICH-PDUs are in a moderately hostile radiation environment, which causes:

- SiPMs degradation.
- **Lower reliability on Electronic component functioning.**

Expected radiation exposure, including a 5 safety factor (ref data: [https://wiki.bnl.gov/EPIC/index.php?title=Radiation Doses](https://wiki.bnl.gov/EPIC/index.php?title=Radiation_Doses)):

$$\text{TID}_5 \cong 2.3 \text{ krad} \\ (\text{for } 1000 \text{ fb}^{-1})$$

$$\phi_5(p + n > 20\text{MeV}) \cong 700 \text{ Hz/cm}^2$$

- **Cumulative effects:** during the component life, the **integrated TID increases the power consumption** up to a final damage.
- **Single Event Effects (FEE):** **localized event induced by a single particle** producing ionization through nuclear collision:

Transient (SET): spurious signals propagating in the circuit.

Static (SEU): errors overwriting memory location.

Permanent (SEL, ...): destructive events (permanent damage).

The PDU radiation environment

The dRICH-PDUs are in a moderately hostile radiation environment, which causes:

- SiPMs degradation.
- **Lower reliability on Electronic component functioning.**

Expected radiation exposure, including a 5 safety factor (ref data: [https://wiki.bnl.gov/EPIC/index.php?title=Radiation Doses](https://wiki.bnl.gov/EPIC/index.php?title=Radiation_Doses)):

$$\text{TID}_5 \cong 2.3 \text{ krad} \\ (\text{for } 1000 \text{ fb}^{-1})$$

$$\phi_5(p + n > 20\text{MeV}) \cong 700 \text{ Hz/cm}^2$$

- **Cumulative effects:** during the component life, the **integrated TID increases the power consumption** up to a final damage.
- **Single Event Effects (FEE):** **localized event induced by a single particle** producing ionization through nuclear collision:


Transient (SET): spurious signals propagating in the circuit.

Static (SEU): errors overwriting memory location.

Permanent (SEL, ...): destructive events (permanent damage).

It is IMPORTANT to estimate SEE (SEU and SEL) and TID sensitivities for both RDO card and ALCOR FEBs !

The RDO Board



Ref: <https://indico.bnl.gov/event/24127/>

FPGAs

- **AU15P: AMD Artix Ultrascale+** main FPGA interfacing with ALCORs.
- **MPF50T: Microchip PolarFire** FPGA responsible for the AU15P configuration (see later ...).

Clock multiplier

- **Si5319** and **Si5326** from **Skyworks Solutions**.

Power management

- **2 LDOs LTM4709** for different power rails.
- **Microchip ATtiny417** μ controller, controlling power consumption.

Data link

- **VTRX+**: optical transceiver.


Proton irradiation campaign (@Proton Irradiation facility in Trento)

Waiting for the RDO...


Irradiation session :

- **Si5326** and **ATtiny EVBs** on a proton beam at 100 MeV kinetic energy (using a 10^8 Hz/cm² flux).
- **ALINX XCAU15P board** on a proton beam at 70 MeV kinetic energy (using a $10^6/10^7$ Hz/cm² flux).


Si5326-EVB




ALINX XCAU15P





ATtiny817-EVB



Si5326 and ATtiny setup



Si5326 and ATtiny setup



Results

ATtiny817 μ controller

- **Monitored memory:** 6.6/8 KB of **FLASH (53 Kb)** and 450/512 B of **SRAM (3.6 Kb)**.
- **21 SEUs** detected on **SRAM**, while **0 SEUs** on **FLASH** memory after 1026 s.
- **TID = 23 krad** (dose rate = 1-2 krad/min)
- The **ATtiny stopped working** at **TID = 23 krad** .
- **SRAM:** $\sigma_{\text{SEU}} = (3.89 \pm 0.54) \cdot 10^{-14} \frac{\text{cm}^2}{\text{bit}}$
- **FLASH memory** (limit @ 95% C.L.): $\sigma_{\text{SEU}} < 3.83 \cdot 10^{-16} \frac{\text{cm}^2}{\text{bit}}$

**MTBF in the dRICH system (1248 RDOs)
for ATtiny417:**

SRAM (256B): 4.0 h
FLASH (4kB): > 26 h

Si5326 clock multiplier



- **Monitored memory:** **2007/2048 bits** of configuration memory.
- **19 SEUs** and **0 SELs** detected after 1553 s.
- **TID = 42 krad** (dose rate = 1-2 krad/min)
- Besides the SEUs, the device did not **lose the PLL lock** keeping the **output clock period stable**.
- $\sigma_{\text{SEU}} = (2.11 \pm 0.50) \cdot 10^{-14} \frac{\text{cm}^2}{\text{bit}}$

**MTBF in the dRICH system (1248 RDOs)
for each Si5319 and Si5326:**

3.8 h


MTBF = Mean Time Between Failure

Jitter and period of the output clock



$f_{\text{ALCOR}} = f_{\text{EIC}} \cdot 4 = 394 \text{ MHz}$
 $(T = 2.538 \text{ ns})$

ALINX XCAU15P setup




The AU15P checks its own memory (communication via IPbus over Ethernet link):

- **FF chains** and **Block RAM buffer** were configured with a **fixed pattern** and checked continuously.
- **Configuration RAM** was checked by the **Soft Error Mitigation (SEM) IP core** by AMD (ref: <https://www.xilinx.com/products/intellectual-property/sem.html>).

The SEM IP is configured in «**mitigation and testing**» mode:

- It **locates the errors** through ECC and CRC approaches.
- It **corrects the error** if the location is identified.
- It **checks all the configuration memory**.

ALINX XCAU15P setup



ALINX XCAU15P aligned to the beam.

Drift chamber monitor to measure the actual proton fluence.

Ethernet Connection to the Host PC to detect SEUs.

Jack connection to the LV Power supply to power up the FPGA and detect SELs.

Results

- **Monitored memory: 8/156 Kb of FF memory, 3.6/5.1 Mb of BRAM and 33/33 Mb of CRAM.**
- **0 SEUs detected on FF memory and 69 SEUs on BRAM after 2560s.**
- **70 corrected SEUs, 11 uncorrected SEUs and 1 dead link detected on CRAM after 2560 s.**
- **No SEL detected after 3706 s.**
- **TID = 6.36 krad (dose rate = 10-500 rad/min) after 3706 s.**

FF memory (limit @ 95% C.L.): $\sigma < 3.5 \cdot 10^{-14} \frac{\text{cm}^2}{\text{bit}}$
MTBF (156 Kb) in the dRICH system (1248 RDOs):
> 3.6 min

BRAM: $\sigma_{\text{SEU}} = (1.78 \pm 0.21) \cdot 10^{-15} \frac{\text{cm}^2}{\text{bit}}$
MTBF (5.1 Mb) in the dRICH system (1248 RDOs):
2.1 min

SEU cross sections and MTBFs (33 Mb) in the dRICH system (1248 RDOs) for CRAM :

	$\sigma_{\text{SEU}} \left(10^{-16} \frac{\text{cm}^2}{\text{bit}} \right)$	MTBF (min)
COR	(1.96 ± 0.25)	2.9
UNCOR	$(3.09 \pm 0.94) \cdot 10^{-1}$	18
TOTAL	(2.30 ± 0.28)	2.5

Conclusions and outlook

1. We integrated **TID~2.8 · TID₅** for the AU15P, **TID~10 · TID₅** for the ATtiny and **TID~18 · TID₅** for the Si5326.

No significant cumulative effect or SEL for Si5326 and AU15P, while the **ATtiny stopped working at TID = 23 krad.**



Devices tested up to a TID largely exceeding expected TID @dRICH: no destructive effects seen for TID ≤ TID₅

2. **Si5326: MTBF = 3.8 h (for 1248 RDOs)** and the jitter analysis showed the **output clock is very stable.**



The RDO AU15P will control the chip configuration every t ≪ 3.8 h.

3. **ATtiny: SRAM MTBF = 4 h** and **FLASH MTBF > 26 h (for 1248 RDOs)**.



The FLASH MTBF is a safety limit and key RAM registers will be implemented with TMR checks.

Conclusions and outlook

4. Ultrascale+ FPGA SEUs cross sections estimated by AMD:

- BRAM: $\sigma_{\text{SEU}} = (9.82 \pm 1.77) \cdot 10^{-16} \frac{\text{cm}^2}{\text{bit}}$
- CRAM: $\sigma_{\text{SEU}} = (2.67 \pm 0.48) \cdot 10^{-16} \frac{\text{cm}^2}{\text{bit}}$

Our CRAM estimate is compatible with the AMD one while our **BRAM estimate differs for a factor ~ 2** . Then, our estimates for **MTBFs (for 1248 RDOs)** are:

FF MTBF > 3.6 min and BRAM MTBF = 2.1 min

CRAM MTBF = 2.5 min



Our estimates	$\sigma_{\text{SEU}} \left(\frac{\text{cm}^2}{\text{bit}} \right)$
BRAM	$(1.78 \pm 0.21) \cdot 10^{-15}$
CRAM	$(2.30 \pm 0.28) \cdot 10^{-16}$



They are manageable at the AU15P firmware level using TMR,CRC and reset features.



The RDO MPFT50 as a FLASH based FPGA will work as scrubber, ensuring fast SEU correction.

Conclusions and outlook


4. Ultrascale+ FPGA SEUs cross sections estimated by AMD:

- BRAM: $\sigma_{SEU} = (9.82 \pm 1.77) \cdot 10^{-16} \frac{\text{cm}^2}{\text{bit}}$
- CRAM: $\sigma_{SEU} = (2.67 \pm 0.48) \cdot 10^{-16} \frac{\text{cm}^2}{\text{bit}}$

Our CRAM estimate is compatible with the AMD one while our BRAM estimate differs for a factor ~ 2 . Then, our estimates for MTBFs (for 1248 RDOs) are:

FF MTBF > 3.6 min and BRAM MTBF = 2.1 min

CRAM MTBF = 2.5 min



Our estimates	$\sigma_{SEU} \left(\frac{\text{cm}^2}{\text{bit}} \right)$
BRAM	$(1.78 \pm 0.21) \cdot 10^{-15}$
CRAM	$(2.30 \pm 0.28) \cdot 10^{-16}$



They are manageable at the AU15P firmware level using TMR,CRC and reset features.



The RDO MPFT50 as a FLASH based FPGA will work as scrubber, ensuring fast SEU correction.

No showstoppers identified for tested RDO components. SEU mitigation strategies are needed in firmware design, as expected!




Thank You for Your attention!



Backup slides

The RDO within the dRICH



Photon Detection Unit (PDU):

- 4 matrices (64SiPMs each)
 - 4 ALCOR64 FEBs
 - **1 RDO board**


Detector Box:

- 208 PDUs

dRICH detector:

- 6 sectors for 1248 PDUS

Period jitter measurement



The period jitter measurement was performed as follows:


1. The **0.0 mV transition point** at each rising edge was estimated.
2. The period was measured as $t[i+1] - t[i]$.
3. Steps 1. and 2. were repeated after a random number of clock cycles.
4. A **gaussian fit** was applied to estimate the **RMS (RMS jitter)**.

As the period measurement is the **difference of two consecutive transition time values**:


$$\text{Jitter} = \frac{\text{RMS jitter}}{\sqrt{2}}$$

Period mean plot

Si5326 period mean plot



Devices and TIFPA beam



Ref:



<https://www.sciencedirect.com/science/article/pii/S0168900217306654>

DUT	Area (cm ²)
ATtiny817	0.16
Si5326	0.36
AU15P Die	$\sim \frac{7.29}{6.67} = 1.1$

E (MeV)	σ_x (mm)	σ_y (mm)	Asymmetry (%)
70.2	6.93	6.91	0.1
73.9	6.63	6.74	0.8
82.7	6.28	6.41	1.0
90.8	6.04	6.15	0.9
100.0	5.63	5.73	0.8


Energy [MeV]	Range [g/cm ²]	FWHM [mm]	Intensity [p/s]
70	4.1	16.2	3.83E+06
74	4.5	15.9	-
83	5.5	15.2	7.50E+06
91	6.5	14.6	9.94E+06
100	7.72	13.7	1.19E+07

The AU15P die and Flip-Chip package effect




Is the ~ 2 factor for the BRAM SEU cross section **due to the effect of the FPGA package?**

Such an effect was shown for CRAM bits for a Virtex-II FPGA (ref: <https://www.researchgate.net/publication/3430143>).



Configuration memory MTBF for Microchip FPGAs



Ref: <https://www.microchip.com/en-us/products/fpgas-and-plds/reliability#seus>

In this case the **failure** is not the occurrence of a SEU, but it is the **real failure of the FPGA DAQ system.**