


4

2

TÉCNICO LISBOA

DVIDIA CUDA

SYCL



OpenMP

(D)

DVIDIA

CUDA

SYCL

TÉCNICO LISBOA

TÉCNICO LISBOA

Particle-in-cell (PIC) codes have been a cornerstone of plasma-based accelerator developmen. These work at the most fundamental, microscopic level, making few physics approximations, an are ideally suited to this problem. However, this makes them some of the most computation expensive models in plasma physics. The current ecosystem of scientific computing system relies on many different hardware approaches and vendors, each with specific programmin models, memory architectures, and processor types, and efficiently deploying PIC codes on thes architectures is paramount.

In this paper, we present a generalized parallelization algorithm for PIC simulations that is shown to work across all of the main architectures available today including both CPUs 986.6 Arm) and GPUs (NDIDA AMD. Intel). The algorithm is based on a micro-spatial domain decomposition, with a high-performance particle manager to move particles between domains. Each domain is then assigned to a different thread (CPU) or thread block (GPU), achieving good paralled balancing even for realistic simulation scenarios. The implementation is done using different programming models for different architectures, namely OpenMP (CPU, CUDA, ROOn, GPU), and SYCL (CPU/CPU-FPCA). While the implementations are effectively different code base, given that the overall algorithm is the same, there are great similarities between all the implementations, making porting between them relatively straightforward. We present a performance comparison between different architectures/programming models for a test 2D problem, demonstrating very high performance for the architectures explored.

Modern parallel processors: CPU vs GPU

Many-core architectures with up to -04 cores
 Very good scalar performance
 SIMD vector units up to 512 bits wide
 Multi-layer memory hierarchy, with large cach
 DDR5/HBM memory up to -512 GB / 64 GB

Main parallelism on CPU* is done through Op

Implemented with hardware agnostic layer

intrinsics

Particle advance implemented using gene

Due to small tile size they essentially fit on L1 cache, but this i

Implement generic vector instructions using specific hardware

Additional parallelism through the use of vector (SIMD) explicit

Main issue are memory collisions in current deposit

Launch 1 thread per tile Copy EM fields and current to local (stack) memo

Particle tile sort

TÉCNICO LISBOA

TÉCNICO LISBOA

tile #0

tile#1

TÉCNICO LISBOA

TÉCNICO LISBOA

OpenMP

GitHub

Up to – 108 SM (streaming multi with up to 2048 threads per SM

with up to ZUAS threads per SM

Very good thread engine


Threads are executed in warps of 32 thre

Explicitly controlled shared memory inside

HBM2e memory up to 80 GB

High-bandwidth for sequential access

Particle buffer



Reserve space in temp, memory (using new offsets) If particle moving to another node copy to tmp. memory and fill hole
If particle needs shifting (e.g. change of offset) also copy to temp.

- Particles are stored at the space left at the end of local tile data

- Avoid CPU / GPU communication: run everything in the GPU

Avoid memory collisions in current deposit through atomic shared memory

- Only communication with the CPU is when doing I/O

Copy EM fields and current to shared block memory

Assign 1 thread-block per tile

Use shared memory as cache

Assign multiple (~ 1k) threads per block

Each threads handles 1 particle


All major current GPU units are supported NVIDIA: CUDA / ROCm / SYCL

AMD: ROCm Intel: SYCL

4. Copy particles from tmp. memory: copy_in

Move / deposit

Main challenge



· Ideally we would like to use the same code base for all architectures

The overall algorithm is very similar on all architectures
A single code base would simplify development

ver, this leads to a significant performance penalty

Best performance is naturally achieved with "native" program

SYC1 for Intel GPI is (also works with Intel CPI is)

Explicitly manage hardware details
OpenMP / SIMD intrinsics for CPUs

Using the same algorithm greatly simplifies dev

Porting across platforms is straightforward

CUDA / RoCM for NVIDIA / AMD GPUs

"One size fits all" programming models enforce hardware abstra models that not always fit our algorithm

