

X.H. Ding (dingxinghao@impcas.ac.cn) G.R. Huang (huangguirong@impcas.ac.cn) Z. Gao*(gaozheng@impcas.ac.cn) Institute of Modern Physics (IMP), LanZhou, China

Novel phase-averaging reference system for the CiADS facility

Abstract

The China initiative Accelerator Driven System (CiADS) requires a stable phase reference distribution system (PRDS) to provide low-drift reference signals for over 300 radio-frequency (RF) clients on its superconducting linac and beam transport lines. PRDS is realized using a coaxial cable that transmits 162.5 MHz reference signals, and the phase averaging technique will be employed to counteract phase drift caused by changes in the cable length due to temperature variations. To address the limitations of the traditional phase-averaging solutions due to the presence of reflected signals, such as standing wave effects, demanding directivity requirements of directional coupler, and difficulties in phase reference line expansion, we propose an improvement based on a biline structure with unidirectional transmission of the reference signal and front-end phase locking. The design of the PRDS for the CiADS, the signal processing in the low level RF (LLRF) system and the test results of a prototype are detailed.

Phase reference requirements for CiADS

PRDS is required to provide RF reference signals for the RF clients (162.5/325/650 MHz), including 157 LLRFs and 169 beam diagnostic systems (BDS) distributed over more than 300m of beam transport line.





Phase averaging and key issues

The phase averaging technique can counteract the phase drift on the phase reference line (PRL) by extracting the forward and backward signals and phase-averaging at each tap point.

Bi-line front-end-phase-locked structure-based PRDS (BL–FPL scheme)

• Phase reference line

via two coaxial cables.

• LLRF and signal processing

162.5MHz

I/Q demodulation

CORDIC (I, $O \rightarrow r, \theta$)

Phase Loop

CORDIC ($r, \theta \rightarrow I, Q$)

LO(162.5+IF)

Ref

Freq. Synthesizer

 $LO(n \cdot 162.5 + IF)$

Clock 100MHz

• Terminal matching, no reflection.

backward" signals for LLRF/BDS reference.

n.162.5MHz

Conversion

IF=25MHz

Mea. channe



• Single-frequency 162.5 MHz signal transmitted unidirectionally

• Two corresponding couplers extract two signals as "forward-

Cavity

Traditional solutions usually use the reflected signal formed by a short circuit to perform phase averaging, and the forward and reflected signals are transmitted bidirectionally on the same transmission line.

Standing wave between two taps, limitation on the number of tap points Signal crosstalk in couplers, demanding directivity

Difficulty in PRL expansion

• Front-end phase locking



- Tap1 is used to construct a PLL at the PRL source end.
- 1/2 Phase calibration



• The front-end phase (foldback

Fig.3 PRL structure of the

Phase Loop • Up Conversion LLRF

point of the bi-line) is locked, Φ_{end} is indirectly locked to Φ_{Ref_0} .

- Fig.5 Schematic of the phase-locking process.
- A signal extracted from the foldback point can be used directly as the reference input for the secondary PRL.
- Overall structure design



Prototype testing $\frac{1}{2} - \frac{1}{2} - \frac{1}{2} \frac{\Delta \theta_2}{2}$ $\frac{-\Phi}{2} \cdot \Delta \theta_4 / 4$ $-\Phi_3 - \Delta \theta_3$ $\int \Delta \theta_2 / 2 - \Delta \theta_1$ $\int \frac{1}{4} \Delta \theta_4 / 4 - \Delta \theta_3$





- the reference clock of the LLRF.
- Forward signal self-test and channel phase drift calibration
 - $\theta_{\perp} = 0$ $\theta_{Cav} = \varphi_{Cav} - n\varphi_{+}$
- Backward signal calibration and phase averaging
- $\theta_{Cav}^{*} = \theta_{Cav}^{'} n \frac{\theta_{-}^{'}}{2} = \theta_{Cav} n \frac{\theta_{+}^{'} + \theta_{-}^{'}}{2}$ $= \varphi_{Cav} - n \frac{\varphi_{+} + \varphi_{-}}{2} = \varphi_{Cav} - n\overline{\varphi}$

