

HPC Status and Perspectives in Europe

Piero Vicini WS CSN5 - Bari 2024




- A general and all inclusive talk on HPC is quite impossible
 - Too many technologies, too many "pillars", too many (and divergent) needings and solutions
 - I'm not an all-round expert
- So this talk is a personal and incomplete review of few topics of interest to me and (hopefully) to the scientific computing community @INFN
 - Exascale HPC characteristics and challenges
 - Status of technological main components: CPU,GPU,DPU,FPGA,...
 - HPC infrastructure and R&I in Europe: status and funding opportunities
 - Post Exascale challenges
- More details and insights in these other talks
 - Giagu: Quantum Machine Learning
 - Donvito, Di Bari: INFN infrastructure, HPC & Cloud
 - Barbetti,...: Al in INFN
 - Biagioni: HPC networks
 - Paolucci, Lupo, Tiddia, La Rocca: HPC&Neuroscience




HPC is alive and still fighting with us...

- Traditional use:
 - to solve complex problems at large scale faster and more cost-effectively
 - fostering scientific discoveries and innovative technological advances
 - simulations and modelling for product development, new materials, weather&climate, energy analysis, aerospace, oil&gas,...
 - healthcare: drug development, drug analysis, real-time personal medicine...
 - fundamental science: LQCD, Montecarlo for HEP, material simulation, complex systems, neuromodelling...
- New fields of application pumping up its use
 - IoT & Big Data analysis
 - LLM training and operating
 - Hybrid Quantum computing (HPC as the interface to real/classic world)
 - Quantum ML ...
- But a number of open issues
 - maximize the computational efficiency
 - does not exist a "one fits all" computing architecture. Any application or class of applications has different peculiarities (fp vs int, compute bounded vs memory bounded...)
 - different data precisions: FP64/32 for HPC, FP16/8/4 for AI workloads
 - the current winner model "CPU+Accelerator" (GPU, FPGA, ASIP,..) is scalable and sustainable?
 - learn to exploit the "chiplet" approach
 - power&density i.e. minimize the ratio W/OPs while increase system density
 - this is true from embedded to exascale...
 - needs for low latency, high bandwidth, high throughput
 - memory architecture
 - interconnect network
 - not to mention
 - software and programming model, resiliency, economic sutainability...









Frontier US DOE Exascale supercomputer @ORNL (number 1 in top500 List)

- Power consumption
 - Currently 21 MW rating for Frontier system
 - GPU acceleration as critical efficiency factor, CPUs lagging behind in efficiency
 - Going is getting harder ...
- Speed and energy of data movement
 - Interconnect networks, on-node I/O buses
 - Steady progress, yet outmatched by compute capabilities
 - This also includes I/O systems
- Fault tolerance
 - Improvements in component reliability & integration has delayed onset of this problem
 - New storage technologies help with checkpointing
- Billion-way parallelism
 - Nearly there: Frontier has 5.2×10⁸ stream processors
 - Address problem by hierarchical parallelism: O(10K) nodes, O(100) CPU cores each, O(100K) streaming nodes
 - BUT: scaling general applications in an efficient way is still a major challenge!



US DoE "Frontier" System

9284 AMD EPYC 7453s CPUs, 594,176 cores

37136 AMD Instinct MI250x GPUs, 8,169,920 compute units (64 stream processors & 4 matrix processors each)

HPE Slingshot interconnect with 4×200 Gb/s per node

1.2 Exaflop/s for HPL code

Configuration for November 2023 Top500 List



14/10/2024


EuroHPC JU Projects Shaping Europe's HPC Landscape WS, HiPEAC 2024, January 17, 2024, Munich

3

J. Carretero talk @HIPEAC 2024



- Modular heterogeneous system (Low level Computer continuum...)
 - The answer to the un-availability of "one fits all" architecture
 - Aggregation of different modules specialized for different computational tasks
 - It can be valid at any scale
 - MSA Modular Supercomputer Architecture
 - Basic ingredients CPU, computational accelerators (GPU, DPU, ASIP), networks, programmable components for the implementation of accelerators for specific computational tasks (FPGA/ASIC for ML or data analytics), programming models, integrated OS, real time schedulers, storage
 - Target is Data Center, on premises, on cloud or mixed approach
 - New entries to face emerging computing applications
 - Al booster
 - Quantum booster
 - Neuromorphic booster
- Open issues:
 - Network is critical and does not exist one-for-all network architecture
 - Interfaces to individual computational modules
 - Heterogeneous by definition but required to be homogeneous to guarantee smooth integration
 - Different modules have different technological maturity, different complexity, different peculiarities of the data and computing task, different characteristics of the interfaces (type and timing) etc...
 - No clear solution for orchestration and programming model
 - Today lack of real and feasible application use cases (i.e Quantum...)



We are still far away, and more research is needed...

Big players become heterogenous and convergent

• 2016: INTEL(CPU) buys ALTERA(FPGA) for 17 B\$!!!

- Aiming to design tightly integrated CPU+FPGA devices at die-level
- Up to now, not a big success.
- Today DPU/IPU architecture is slowly emerging
- INTEL oneAPI release: a programming framework for heterogenous architecture based on DPC++ (Data Parallel C++) to implement (partial) SYCL support (https://oneapi.io/)
- No more Ponte Vecchio (again???) Welcome Gaudi...

• 2020: NVIDIA (GPU) buys Mellanox (Infiniband Network for HPC) with 7 B\$

- GPU and Network integration to build in-house scalable mesh of GPU cluster interconnected via NVLink
- status ongoing
- DPU SoC heterogenous (ex BlueField) for task computing acceleration
- Issue: low number of competitors of network providers

• 2022: AMD (CPU) buys Xilinx (FPGA) per 35 B\$ con

- Same goal of INTEL/Altera
- Integrate CPU, GPU, FPGA SoC for HPC and ML inference tasks)
- Issue: no more independent competitors of FPGA

• More recently


- Quantum Computing large and small players
- Impressive hype and huge interest in Europe (public and private funding)
- AI&ML gains visibility and request many many many resources ightarrow
 - NVidia reaches N*100*billions and starts skyrocketing and swinging....
 - Issue: GPU cost becomes unsustainable
- Low Power CPU:
 - rumours about big players consortium to invest in ARM to avoid "single owner" model



Adaptive Compute Acceleration Platform




Nvidia and Intel market value





- INTEL XEON: the perfect example
- CPU "issues" limiting its scalability
 - "small" number of cores due to the architectural model (shared mem)
 - Limited clock speed (from many years...)
 - Cores rich in features but with "low" performance: good for average user not for HPC at large scale.
 - Huge memory banks (caches) \rightarrow
 - less transistors for computing
 - High ratio power/performance (TDP)
 - High cost/performance





Addressing Unique Workload Requirements

Xeon 6	Clock	Cores /	L3	TDP	Max	lK Tray	Raw	S / Raw	Rel	\$ / Rel
P-Core	Speed	Threads	Cache	(Watts)	Sockets	Unit Price	Clocks	Clock	Perf	Perf
6900 Series					'G	ranite Rapi	ds"			
6980P	2.0 GHz	128 / 256	504	500	2	\$24,980	256 GHz	\$97.58	62.00	\$402.88
6979P	2.1 GHz	120 / 240	504	500	2	\$24,590	252 GHz	\$97.58	61.04	\$402.88
6972P	2.4 GHz	96 / 192	480	500	2	\$16,059	230.4 GHz	\$69.70	55.80	\$287.77
6952P	2.1 GHz	96 / 192	480	400	2	\$14,051	201.6 GHz	\$69.70	48.83	\$287.77
6960P	2.7 GHz	72 / 144	432	500	2	\$8,029	194.4 GHz	\$41.30	47.08	\$170.53


https://www.intel.com/content/www/us/en/products/ details/processors/xeon/xeon6-product-brief.html Beyond the x86 mainstream: ARM

• The Ex-European embedded chips maker with innovative business model: license not products


CPU low power (ARM)

- A pletora of 32b/64b archs characterized by high ratio watt/ops, used on server and userver, embeddded, FPGA
 - low power \rightarrow high number of cores
 - Limited cost per core
- In the past many CPU integration experiments (cavium, amcc) and EU project: Altra Block Diagram Mont Blanc, EuroServer, ExaNeSt...
- Current products based on ARM-64
 - APPLE Mx (agreement APPLE-ARM until 2040...)
 - AMPERE: (startup US per server ARM-based) multicore \rightarrow 64-80
 - Fujitsu A64Fx in HPC system FUGAKU
 - Nvidia GRACE CPU
- SiPearl RHEA GPP (EU funded through EPI consortium): first samples in 2025?

	Ampere	AMD	AMD	Intel	Intel	Intel
Integer Performance	Altra	Ерус 7742	Ерус 7702	8280 SP	Xeon SP 8276	Xeon SP 6238R
Cores	80	64	64	28	28	28
Clock Speed	3.3 GHz	2.25 GHz	2.0 GHz	2.7 GHz	2.2 GHz	2.2 GHz
SPECrate 2017 Integer Base	-	667	593	342	296	287
SPECrate 2017 Integer Base (GCC)	579	557	495	260	225	218
Performance/CPU	290	278	248	130	112	109
Performance/Core	3.62	4.35	3.87	4.64	4.02	3.90
Watts	205	225	200	205	165	165
Performance/Watt	1.41	1.24	1.24	0.63	0.68	0.66
Watts/Core	2.56	3.52	3.13	7.32	5.89	5.89
CPU Price	\$5,800	\$6,950	\$6,450	\$10,009	\$8,719	\$2,612
Price/Performance	\$20.03	\$24.96	\$26.05	\$77.02	\$77.52	\$23.95



8x DDR4 - 3200



Piero Vicini - Computing@CSN5: applications and innovations at INFN - Bari




Beyond the x86 mainstream: RISC-V

- RISC-V is a open source/license free ISA (Instruction Set Architecture)
 - Designed to reduce HW complexity and power consumption and to enhance programmability and computing efficency
- A long history (Berkeley 1981 \rightarrow)
- Today 5th gen supported by RISC foundation (https://riscv.org/)
 - 2K+ PARTNERS, tra cui IBM, Intel, Google, Samsung, Nvidia...
- CPU, many-cores acceleratori, ML, uControllori, HPC,..
- Reference platform for next gen EU chip developments
 - EPI, DARE, EPAC (R-V accelerators)...


COREMARK, PERFORMANCE

Raw scores, single-threaded only (higher is better)




COREMARK, POWER EFFICIENCY

Iterations per second per watt (higher is better)





Barriers	Legacy ISA	RISC-V ISA
Complexity	1500+ base instructions Incremental ISA	47 base instructions Modular ISA
Design freedom	\$\$\$ – Limited	Free – Unlimited
License and Royalty fees	\$\$\$	Free
Design ecosystem	Moderate	Growing rapidly. Numerous extensions, open & proprietary cores
Software ecosystem	Extensive	Growing rapidly
RISC-V*		



14/10/2024

Piero Vicini - Computing@CSN5: applications and innovations at INFN - Bari





14/10/2024

- Originally specialized processors for graphics
- GPUs are highly multithreaded and make intensive use of parallelism to achieve high performance (many SIMD instructions)
 - execution of many threads (up to 10³...) in parallel distributed over many elementary cores (10³)
 - no cache needed to mask memory access latency → a lot of computing, less memory
 - Use of "large" (10² bit) and "fast" (N*Ghz per bit line) graphic memories
- Lots of state-of-the-art technoloy: Standard (DirectX, OpenGL, OpenCL) or proprietary (NVidia Compute Unified Device Architecture (CUDA)) programming languages
- Evolution towards scalable systems optimized (also) for AI
 - Extreme scale DGX systems essentially dedicated to the efficient training of deep networks
 - CPU+GPU integration (Grace Hopper)



Core L1 Cache	Con trol L1 Cache		Con trol								
Core L1 Cache	Con trol	Core L1 Cache	Con trol								
L2 Cache	L2 Cache										
	L2 Cache L2 Cache								L2	Cac	che
		DRAM				M					
	СР	U							C	SΡL	J





http://wccftech.com/nvidia-gtx-1080-gp104-die-shot/

2 Cache


	Intel Core E7-8890 v3	GeForce GTX 1080
Core count	18 cores / 36 threads	20 SMs / 2560 cores
Frequency	2.5 GHz	1.6 GHz
Peak Compute Performance	1.8 GFLOPs	8873 GFLOPs
Memory bandwidth	Max. 102 GB/s	320 GB/s
Memory capacity	Max. 1.54 TB	8 GB
Technology	22 nm	16 nm
Die size	662 mm ²	314 mm ²
Transistor count	5.6 billion	7.2 billion
Model	Minimize latency	Hide latency through parallelism

http://images.anandtech.com/reviews/cpu/intel/SNBE/ Core_I7_LGA_2011_Die.jpg

14/10/2024

Piero Vicini - Computing@CSN5: applications and innovations at INFN - Bari






The full implementation of the GH100 GPU includes the following units:

- 8 GPCs, 72 TPCs (9 TPCs/GPC), 2 SMs/TPC, 144 SMs per full GPU
- 128 FP32 CUDA Cores per SM, 18432 FP32 CUDA Cores per full GPU
- 4 Fourth-Generation Tensor Cores per SM, 576 per full GPU
- 6 HBM3 or HBM2e stacks, 12 512-bit Memory Controllers
- 60 MB L2 Cache
- Fourth-Generation NVLink and PCIe Gen 5


_						L1 Instru	ucti	on Cacl	10					
		LO	Instruction	n Cache	,					LO	Instruc	tion C	ache	
		Warp So	cheduler (3	2 threa	d/clk)					Warp S	chedule	r (32 t	hread/clk)
		Dispat	tch Unit (32	thread	/clk)					Dispat	ch Unit	(32 th	read/clk)	
		Registe	er File (16,	384 x 3	32-bit)					Registe	er File ('	16,384	4 x 32-bi	t)
INT32	FP32	-	FP64					INT32	FP32	FP32	FPE	÷		
INT32 INT32	FP32 FP32		FP64 FP64					INT32	FP32 FP32		FPE			
INT32	FP32	FP32	FP64					INT32	FP32	FP32	FPE			
INT32	FP32	FP32	FP64					INT32	FP32	FP32	FPE	i4	1	
INT32	FP32	FP32	FP64					INT32	FP32	FP32	FPE	14		
INT32	FP32	FP32	FP64					INT32	FP32	FP32	FPE	4		
INT32	FP32	FP32	FP64					INT32	FP32		FPE			
INT32	FP32		FP64			OR CORE		INT32	FP32		FPE			OR CO
INT32	FP32	FP32	FP64	4 ^{tt}	' GEN	ERATION		INT32	FP32		FPE		4 th GE	NERAT
INT32	FP32	FP32	FP64					INT32	FP32		FPE			
INT32	FP32		FP64											
INT32	FP32	FP32	FP64					INT32	FP32		FPE			
INT32	FP32	FP32	FP64					INT32	FP32		FPE			
INT32	FP32	FP32	FP64					INT32	FP32	FP32	FPE			
INT32	FP32	FP32	FP64					INT32	FP32		FPE			
INT32	FP32	FP32	FP64					INT32	FP32	FP32	FPE	4		
LD/ ST		LD/ LD/ ST ST			LDV	SFU		LD/ ST		LD/ LD ST ST		LD/ ST	LD/ LD	
		Dispat	cheduler (3 tch Unit (32					Dispat	ch Unit	(32 th	hread/clk read/clk)			
		Registe	er File (16,	384 x 3	32-bit)					Registe	r File ('	16,384	4 x 32-bi	1)
INT32	FP32		FP64					INT32	FP32		FPE			
INT32	FP32	FP32	FP64					INT32	FP32	FP32	FPE			
INT32	FP32	FP32	FP64					INT32	FP32		FPE			
INT32	FP32		FP64	_				INT32	FP32		FP64			
INT32	FP32	FP32	FP64					INT32	FP32		FP64 FP64			
INT32 INT32	FP32 FP32	FP32	FP64					INT32 INT32	FP32	FP32 FP32				
INT32 INT32	FP32 FP32	FP32 FP32	FP64 FP64		ENISC	RCORE		INT32 INT32	FP32 FP32		FP6 FP6		TENS	OR CO
INT32	FP32 FP32	FP32 FP32	FP64 FP64		TENSOR COR 4 th GENERATI			INT32	FP32		FPE			NERAT
INT32	FP32		FP64 FP64	- 4	GEN	ERATION		INT32	FP32		FPE		4 GE	NERAT
INT32	FP32	FP32	FP64 FP64					INT32	FP32		FPE			
INT32	FP32	FP32	FP64					INT32	FP32		FPE			
INT32	FP32	FP32	FP64					INT32	FP32		FPE			
INT32	FP32	FP32	FP64					INT32	FP32		FPE	i4		
INT32	FP32	FP32	FP64					INT32	FP32	FP32	FPE	4		
INT32 FP32 FP32 FP64								INT32	FP32	FP32	FPE	4		
LD/		LD/ LD				SFU		LD/		LD/ LD			LD/ LC	
ST	ST	ST ST	T ST S	т ст	ST	SFU		ST	ST	ST ST	ST	ST	ST S	r or
					Tens	or Mem	or	y Ac	cele	rator				
			25	6 KE	3 L 1	Data Ca	c	ne / S	hare	ed Me	mory	/		
_	_	_	_	_										





HBM3 memory: 3TB/s

DGX H100 256 SuperPOD



NVLink configurable network, low latency high bandwidth, for GPU-to-GPU direct access (total of 900GB/s...) + NVLink Switch

Tensor core supporting FPx (32/16/8)

FP8 matrix

multiply

accumulate inte

FP32 or FP16


bias/act/..

+

convert

matrix


FP32|FP16|BF16|




FP8 natrix		NVIDIA H100 SXM5	NVIDIA H100 PCIe
	Peak FP64	33.5 TFLOPS	25.6 TFLOPS
	Peak FP64 Tensor Core	66.9 TFLOPS	51.2 TFLOPS
	Peak FP32	66.9 TFLOPS	51.2 TFLOPS
	Peak FP16	133.8 TFLOPS	102.4 TFLOPS
тс	Peak BF16	133.8 TFLOPS	102.4 TFLOPS
	Peak TF32 Tensor Core	494.7 TFLOPS 989.4 TFLOPS ¹	378 TFLOPS 756 TFLOPS ¹
	Peak FP16 Tensor Core	989.4 TFLOPS 1978.9 TFLOPS ¹	756 TFLOPS 1513 TFLOPS ¹
	Peak BF16 Tensor Core	989.4 TFLOPS 1978.9 TFLOPS ¹	756 TFLOPS 1513 TFLOPS ²
	Peak FP8 Tensor Core	1978.9 TFLOPS 3957.8 TFLOPS ¹	1513 TFLOPS 3026 TFLOPS ¹
FP8	Peak INT8 Tensor Core	1978.9 TOPS 3957.8 TOPS ¹	1513 TOPS 3026 TOPS ¹
SM SM	4 Eff	0 ··· !··· #·· 0 ···· !·· f· · t····	

https://resources.nvidia.com/en-us-tensor-core/gtc22-whitepaper-hopper





GPT-4 1.8T MoE	2016	2018	2020	2022	2024
10 Day Training	"Pascal"	"Volta"	"Ampere"	"Hopper"	"Blackwell"
GPU	P100	V100	A100	H100	B100
Peak Teraflops	19	130	620	4,000	20,000
Training And Inference Precision	FP16	FP16	<u>FP16</u>	<u>FP8</u>	FP4
Inference Joules/Token	17,000	1,200	150	10	0.4
GPUs to Train In 10 Days	42,105,300	6,153,800	1,290,300	100,000	10,000
GPU Unit Price	\$5,000	\$10,000	\$15,000	\$27,500	\$37,500
GPU Cost For Training In 10 Days	<u>\$210.5 B</u>	<u>\$61.5 B</u>	<u>\$19.4 B</u>	<u>\$2.8 B</u>	<u>\$0.4 B</u>
Power To Train, Gw-hour	1,000	140	40	13	3
Electricity Cost Per Kw-hour	\$0.14	\$0.14	\$0.14	\$0.16	\$0.18
Electricity Cost For Training Run	<u>\$140.0 M</u>	<u>\$19.6 M</u>	<u>\$5.6 M</u>	\$2.1 M	\$0.54 M
Three Year Electricity Cost	\$15.3 B	\$2.1 B	\$613.6 M	\$227.9 M	\$59.2 M




https://www.nextplatform.com/2024/06/02/nvidia-unfolds-gpuinterconnect-roadmaps-out-to-2027/



GPU and CPU integration, the "new" wave: GH200 Grace Hopper Superchip




NVIDIA Grace Hopper Superchip



Feature	Description
Grace CPU cores (number)	Up to 72 cores
CPU LPDDR5X bandwidth (GB/s)	Up to 500GB/s
GPU HBM bandwidth (GB/s)	4TB/s HBM3
	4.9TB/s HBM3e
NVLink-C2C bandwidth (GB/s)	900GB/s total, 450GB/s per direction
CPU LPDDR5X capacity (GB)	Up to 480GB
GPU HBM capacity (GB)	96GB HBM3
	144GB HBM3e
PCle Gen 5 Lanes	64x


GH200 HPC Performance



GH200 AI Performance

45X 40X 40X 33X 35X 30X 25X 25X 20X 18X 15X 9X 10X 5X 5X 1.0X 1.0X 1.0X ox Vector Search GNN Training IVF-PQ 500GB DLRM Inf 100GB 📕 x86 📕 x86 + H100 📕 GH200 144GB


GH200 LLM Performance



https://resources.nvidia.com/en-us-grace-cpu/nvidia-grace-hopper



Allows for extreme scalability (mainly for AI)




https://resources.nvidia.com/en-us-grace-cpu/nvidia-grace-hopper

MGX200: Grace Hopper Superchip system with DPU+InfiniBand networking for scale-out ML and HPC workload

NVIDIA GH200 NVL32 with NVLink Switch System for strong-scaling giant ML workload

14/10/2024



Piero Vicini - Computing@CSN5: applications and innovations at INFN - Bari




14/10/2024

NVIDIA competition



AMD MI300X acc: Hopper competitor



Intel[®] Gaudi[®] Al Accelerator Roadmap



Intel GaudiX??? Dejavu of Ponte Vecchio???

Unified Acceleration Foundation

Join us to drive an open standard accelerator software ecosystem!


- Build a multi-architecture multi-vendor software ecosystem for all accelerators.
- Unify the heterogeneous compute ecosystem around open standards.
- Build on and expand open-source projects for accelerated computing.


AMD+INTEL+Google: Open standard SW stack for accelerators: CUDA competitor

AMD MI300A AIPU: Grace Hopper competitor

DPU (Data Processing Unit): "supporting the 4th revolution"

- Target AI & Data Analytics on parallel systems:
 - Fast data move between accelerators avoiding congestion on IO/bus (PCI)
 - \rightarrow low latency, low power, high throughput
 - process in network: perform specific computing tasks on network payload
 - \rightarrow de/compress, manipulate, ordering, monitoring,...
- DPU: SoC with (low power) CPU (ARM), High speed interconnect and programmable accelerator on data stream
 - Host CPU offloads to DPU highly intensive computing tasks for networking, storage, virtualisation, security.
 - Today in SmartNIC/IPU (Infrastructure Processing Unit) used in conjunction with CPU and GPU:
 - NVIDIA BlueField DPU
 - INTEL E2100 CCQDA2 IPU (Infrastructure Processing Unit)
 - AMD Pensando
 - \rightarrow INFN designed DPU from 2012 (!): APEnet and NaNet architecture





NaNet architecture

CPU+GPU





FPGA: programmable device characterized by flexibility, reconfigurability, power efficiency, short time-to-market

- from original PAL/GAL to current Btransistors SoC
- Example: XCV80 HBM Versal AMD
 - \rightarrow 7nm FinFET node several 10xB transistors
 - → Multiple (2->8) ARM Cores (A72) + R5F Real TimeCores @1.5GHz
 - → 128 transceivers 32-56-(112) Gbps chip-to-chip or via backplane interconnect
 - \rightarrow 3M system logic cells (up to 1GHz)
 - → Up to 32GB in-package HBM DRAM (~820GB/s) e 500Mb memory
 - → Many industrial standards: ETH100g o 200g, PCIExpress gen3/4/5 x16...
 - \rightarrow 38 TOPs (22 TeraMACs) DSP computing performance
 - \rightarrow IP specialized for per ML inference







Figure 3 PAL Architecture

14/10/2024





Source: Bob Broderson, Berkeley Wireless group






CCIX, CXL

14/10/2024

112Gb/s

Current high-end FPGA





- Very high complex devices requiring new architectural approach •
 - In the past FPGA was a library of IP cores and programmable gates, few specialized I/O structures interconnected by a connection matrix.
 - Now a system of independent hardware uPs and IPs interconnected by an advanced high-performance network on chip (NoC)
 - The firmware is (mainly) built through Ips assembling (lego mode...)
- Different structures (Scalar Engines, Adaptable Engines, • Intelligent Engines) for efficient implementation of specialized computational blocks for different (heterogeneous) computational tasks
- Core market for this kind of FPGA:
 - networks (software defined networks), ٠
 - ML inference (for efficiency and specialization) with use of ٠ specialized AI Tensor Blocks
 - Computational acceleration for data analytics and scientific ٠ computing
- Challenge
 - the complexity of hardware/software/system requires *abstraction* ٠ to allow the (average) user to exploit it efficiently

GPIO

19

AILINA





APEIRON programming framework

FPGA

HOST

HLS

PGA3

D.E

ROUTING IP

Cfg/Sts

O PORTS

INTERNODE

APEIRON enables the scaling of Xilinx Vitis® High Level Synthesis applications on multiple FPGAs interconnected by the INFN communication IP

FPGA

ROUTING I

INTRANODE


0 PORTS 1

HOST INTERFACE

INTERNODE PORTS

Thiso

- Enables the mapping the dataflow graph of the application on the distributed FPGA system and offering runtime support for the execution.
- Allows users, with no (or little) experience in hardware design tools, to develop their applications on such distributed FPGA-based platforms:
 - Tasks are implemented in C++ using High Level Synthesis tools (Xilinx Vitis®).
 - Lightweight C++ communication API: Non-blocking send() / Blocking receive().



INFN communication IP

- Direct network for FPGA accelerators
- Dimension Order (DOR) routing policy
- Virtual Cut Through switching technique
- Implemented in VHDL as a Xilinx Vitis RTL kernel
- Low-latency communication between HLS processing tasks:
- Intra-node latency < 400ns for message sizes up to 1kB</p>
- Inter-node latency < 1µs for message sizes up to 1kB</p>

Host Interface IP: Interface the FPGA logic with the host through the system bus.

Xilinx® XDMA PCIe Gen3

Routing IP: Routing of intra-node and inter-node messages between processing tasks on FPGA.

- **Network IP**: Network channels and Application-dependent I/O
- Custom APElink 20/40 Gbps
- UDP/IP over 1/10/25/40 GbE
- HLS Kernels: user defined processing tasks

https://apegate.roma1.infn.it/?page_id=1328

EPJ Web of Conferences **295**, 11002 (2024) https://doi.org/10.1051/epjconf/202429511002



The Billion Euro question...


- Technology is aligned in terms of silicon process and density. Just a ½ of hardware peak clock frequency
- A pletora of tools to exploit programmability
- Very low ratio power/performance compared to CPU or GPU
- Many years of projects, study, protos, work for accelerators and networks showing (at low TRL) promising behaviour...
- But
 - Peak performance not (yet) comparable with CPU/GPU due to the peculiarities of architecture
 - Costs/performance is again too high for (almost) any application
 - Proven really effective in a small number of specific area (ML at reduced precision, streaming computing, SmartNIC) and for very few scientific applications
 - programming is easier than before but still not within everyone's reach
- SO, the answer is "NI"
 - Last gen FPGA are impressive in terms of capabilities and resources and are good for prototype/evaluate/debug architectures
 - proven succesful for specific applications (ML at reduced precision, streaming computing, robotics)
 - valuable and cost effective for study new architecture and new features


→ Additional research is again needed, on innovative architecture optimized for FPGA, tools, suitable applications, exploitation of heterogeneity...




k	System	Cores	Rmax (PFlop/s)	Rpeak (PFlop/s)	Power (kW)	Rank	System	Cores	•	Rmax ; (PFlop/s)
	Frontier - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE DOE/SC/Oak Ridge National Laboratory	8,699,904	1,206.00	1,714.81	22,786	6	Alps - HPE Cray EX254n, NVIDIA Grace 72C 3.1GHz, NVIDIA GH200 Superchip, Slingshot-11, HPE Swiss National Supercomputing Centre (CSCS) Switzerland	1,305,4	500	500 270.00
	United States					7	Leonardo - BullSequana XH2000, Xeon Platinum 8358 32C 2.6GHz, NVIDIA A100 SXM4 64 GB, Quad-rail NVIDIA	1,824,76	8	241.20
Xeo Max	ora - HPE Cray EX - Intel Exascale Compute Blade, n CPU Max 9470 52C 2.4GHz, Intel Data Center GPU k, Slingshot-11, Intel E/SC/Argonne National Laboratory	9,264,128	1,012.00	1,980.01	38,698		HDR100 Infiniband, EVIDEN EuroHPC/CINECA Italy			
	Inited States					8	MareNostrum 5 ACC - BullSequana XH3000, Xeon Platinum 8460Y+ 32C 2.3GHz, NVIDIA H100 64GB,	663,04	0	.0 175.30
	Eagle - Microsoft NDv5, Xeon Platinum 8480C 48C 2GHz, NVIDIA H100, NVIDIA Infiniband NDR, Microsoft Azure Microsoft Azure	2,073,600	561.20	846.84			Infiniband NDR, EVIDEN EuroHPC/BSC Spain			
	United States					9	Summit - IBM Power System AC922, IBM POWER9 22C	2,414,59	92	92 148.60
48 RI	percomputer Fugaku - Supercomputer Fugaku, A64FX C 2.2GHz, Tofu interconnect D, Fujitsu KEN Center for Computational Science pan	7,630,848	442.01	537.21	29,899		3.07GHz, NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband, IBM DOE/SC/Oak Ridge National Laboratory United States			
	LUMI - HPE Cray EX235a, AMD Optimized 3rd Generation	2,752,704	379.70	531.51	7,107	10	Eos NVIDIA DGX SuperPOD - NVIDIA DGX H100, Xeon	485,88	88	88 121.40
EP	YC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE	2,752,704	377.70	551.51	7,107		Platinum 8480C 56C 3.8GHz, NVIDIA H100, Infiniband NDR400, Nvidia NVIDIA Corporation			
	Finland						United States			









Lenovo

EVIDEN

Inspur


🔴 Nvidia NEC

Fujitsu MEGWARE Penguin Computi Others

DELL EMC


🔴 HPE

Vendors Performance Share







6.5%



Countries Performance Share



United States
🛑 China
Germany
🔵 Japan
France
🛑 United Kingdom
South Korea
Italy
🔵 Canada
Netherlands
Others



25

🕠 🙀 European competitiviness report (i.e. rapporto Draghi)

Public spending on R&I in Europe lacks scale and is insufficiently focused on breakthrough innovation.

In the US, the vast majority of public R&I spending is carried out at the federal level.

In the EU, governments overall spend a similar amount to the US on R&I as a share of GDP, but only one tenth of spending takes place at the EU level.

The EU's key instrument to support radically new technologies at low readiness levels – the European Innovation Council's (EIC) Pathfinder instrument – has a budget of EUR 256 million for 2024, compared with USD 4.1 billion for US Defence Advanced Research Projects Agency (DARPA) and USD 2 billion for the other "ARPA" agencies.

•••••

Lack of intra-EU coordination affects the wider innovation ecosystem as well.

Most Member States cannot achieve the necessary scale to deliver worldleading research and technological infrastructures, in turn constraining R&I capacity. By contrast, the examples of CERN and the European High-Performance Computing Joint Undertaking (EuroHPC) showcase the importance of coordination when developing large R&I infrastructure projects.

The future — —— of European competitiveness





- European effort to sustain and push forward the HPC in Europe
- At the beginning a couple of main pillars:
 - infrastructure (funds for HPC systems) and technological research
- Today convergent initiatives: HPC, AI and Quantum Computing

😹 A QUICK EUROHPC RECAP...

WE ARE:

- > An EU body and funding entity
- > Existing since 2018 and autonomous since 2020
- > Based in Luxembourg
- Governed by a Board composed of the European Commission, 34 Participating States and 3 Private Members _____

WITH A BUDGET COMING FROM 3 EU FUNDING PROGRAMMES:

- Digital Europe Programme: EUR 1.98B
 Horizon Europe Programme: EUR 900M
 Connecting Europe Facility: EUR 200M
- EU contributions are matched by national contributions



- i.Buy, build and maintain HPC and quantum infrastructure in Europe
- ii.Fund innovative R&I projects, to develop European skills, applications, software amd hardware and foster a European supply chain
- iii.Provide access to HPC and Quantum Users across Europe and support the development of skills

EuroHPC Mission

Develop, deploy, extend and maintain in the Union a world leading federated, secure and hyper-connected supercomputing, quantum computing, service and data infrastructure ecosystem; support the production of innovative and competitive supercomputing systems based on a supply chain that will ensure components, technologies and knowledge limiting the risk of disruptions and the development of a wide range of applications optimised for these systems; and, widen the use of this supercomputing infrastructure to a large number of public and private users, and support the development of key skills for European science and industry.

EuroHPC Objectives

A Federated supercomputing infrastructure

- Exascale and post exascale supercomputers
- Mid-range supercomputers
- Industrial-grade supercomputers
- Quantum Computers

Technologies & Applications for the HPC ecosystem

- R&D on new computing technologies and architectures and their integration in supercomputing systems
- Advanced industrial, scientific and public sector applications

Leadership in use and Skills

- Wide use primarily for civilian applications incl. for EU strategic initiatives (e.g. Destination Earth, personalised health, crisis management, etc.)
- HPC Skills, Education, Training


The 5 Pillars of activity






INFN DE Eurof

EuroHPC: funding infrastructure



Infrastructure activities



5 PETASCALE

- Vega (Slovenia)
- Karolina (CZ)
- Discoverer BG) →
 under upgrade
- Meluxina (Lux)
- Deucalion (PT)

3 PRE-EXASCALE

- LUMI (Finland)
- Leonardo (Italy) \rightarrow
- LISA upgrade for Al (28ME)

Jupiter (DE

 MareNostrum 5 (Spain)

1+1 EXASCALE

- Jupiter (DE) assembling
- JulesVerne (FR) planned

EXASCALE PRE-EXASCALE

PETASCALE

MID-RANGE

Q-computer

Q-simulator

Coming up – Federation / Hyperconnectivity

JULES VERNE (FR)

- A hyper-connected, federated, and secure HPC and quantum computing service and data infrastructure ecosystem
- > Federation of EuroHPC resources (2024)
- ✓ Computing services
 - Interactive Computing, Cloud access, Virtual Machines, Containers
- ✓ Data services
- Data repositories, Data mover / transport services
- ✓ User and Resource management
- ✓ Authentication, Authorization, Identification (AAI)

Deucalion (PT


> Hyperconnectivity (2025)



Leonardo (CINECA)

- 3456 computing nodes, each equipped with four NVidia A100 SXM6 64GB GPUs (240PFlops)
- A Data Centric module aiming to satisfy a broader range of applications. Its 1536 nodes are equipped with two Intel Sapphire Rapids CPUs (9 PFlops of sustained performance).
- All the nodes are interconnected through an Nvidia Mellanox network @200gbps
- BullSequana XH2000 mechanics
- Funded by JU (120ME) and MIUR (120ME)






LUMI: Large Unified Modern Infrastructure

- Pan-European pre-exascale supercomputers in CSC's data center in Kajaani, Finland.
- Consortium: Finland, Belgium, the Czech Republic, Denmark, Estonia, Iceland, the Netherlands, Norway, Poland, Sweden, and Switzerland.
- Tech:
 - The LUMI is based on an HPE Cray EX supercomputer.
 - The LUMI-G GPU partition: 2978 nodes for a total of 11912 AMD GPUs.
 - Fast Cray Slingshot interconnect of 200 Gbit/s per node
 - The Linpack performance of LUMI-G is **380 Pflop/s**.
 - LUMI-C CPU-only partition with 64-core 3rdgeneration AMD EPYC[™] CPUs (over 262 000 CPU cores) and 256-1024 GB per node.
 - 400m2 of space, which is about the size of two tennis courts. The weight of the system is nearly 150 000 kilograms (150 metric tons).
- Total budget **144ME**

LUMI, the Queen of the North




https://docs.lumi-supercomputer.eu/

LUM




First EU funded Exascale HPC system under construction @Julich

- Made of 24.000 NVIDIA GH200 Grace Hopper Superchip
- 25 BullSequana XH3000 racks interconnected by NVIDIA Quantum-2 InfiniBand networking.
- Over 70 Exaflops for 8-bit calculations (common in training Al models,
- A partition made of European tech (RHEA from EPI) c











Jules Verne : The French led Exascale project



- The second Exascale HPC system funded by EU
- JULES VERNE consortium (FR+NL)
- Up to now, selected the hosting center @CEA near Paris...
- Declared fully operational in 2026. Most likely 2027
- MSA architecture with (one) native European technology:SiPearl's ARM-based Rhea-2 chip, succeded to Rhea-1 chip in Jupiter.
- More (hopefully) to come...


A French/NL consortium

- GENCI (FR) Hosting Entity
- CEA (FR) Hosting Site
- SURF (NL) as member of consortium

Full TCO over 5 years: 542 M€

(50% EuroHPC, 50% consortium)

Goal: Deploy a world-class Exascale supercomputer, based on European hardware and software technologies, addressing European major societal and scientific challenges via the convergence at scale of numerical simulations, massive data analysis and artificial intelligence. Access to EuroHPC platforms



- Proposal submission via the Peer-Review Platform available at <u>https://pracecalls.eu</u>
- High success rate...

* October 2023 cut-off still under evaluations

Total 41,914,156 node hours awarded



EUROHPC SUMMIT 2024

EuroHPC: merging infrastructures HPC+AI+QC

EUROHPC AND AI

AI GRAND CHALLENGE

Launched with the EC to foster innovation and excellence in largescale AI models and provide users with access to the LUMI and Leonardo to research, innovate and develop novel AI solutions.

CALLS TO SUPPORT HPC FOR AI

- Support Centres for HPCpowered AI Applications: to provide services for AI users and developers, supporting their uptake of HPC, providing training in HPC skills and on HPC architectures and user requirements
- Call to provide HPC Support to SMEs: to develop the competitiveness and innovation potential of SMEs in AI

EUROHPC SUMMIT 2024

NEW ACCESS CALL FOR AI AND DATA-INTENSIVE APPLICATIONS Launched in March 2024

 Aims to support ethical AI Intended for industry, SMEs, startups and public sector organisations


POTENTIAL FUTURE AI INITIATIVES

- Call for AI Software Ecosystem for HPC targeting the development of methodologies, programming environments and software stack to facilitate the coupling of HPC with AI training processes and big data
- Possible update to EuroHPC Regulation to include more AT-related activities

Artificial intelligence

Al innovation package to support Artificial intelligence startups and SMEs

- Facilitate access to AI oriented HPC resources
- Widen use of AI to public and private users, including SMEs
- Support the AI startup and research ecosystem in algorithmic development, testing evaluation and validation of large-scale AI models
- Supercomputer friendly programming facilities
- Enable the development of a variety of emerging AI applications







TO DATE:

Over 90 AI projects have been active on EuroHPC supercomputers **Over 42** AI projects have been supported by the 33 EuroHPC NCCs

quantum computers will allow European users to explore a variety of quantum technologies coupled to leading supercomputers.

EuroHPC JU calls and actions

14/10/2024



In June 2023, the EuroHPC JU signed hosting

operate EuroHPC quantum computers. These

agreements with six sites across Europe to host &

EuroHPC quantum computing infrastructure






EuroHPC: merging infrastructures HPC+QC

EUROHPC OUANTUM INTTIATIVES

 Finalising the ongoing procurements of the quantum computers Calls for further quantum computers Calls for further quantum computers Establishment of Quantum Establishment of Quantum Establishment of Quantum Establishment of Quantum 	 Four procurements already EuroQCS-Poland, located in Euro-Q-Exa, located in Ger EuroQCS-France, located in LUMI-Q, located in Czechia Each QC will be integrated a existing supercomputer in E 	n Polano many h France into an	<pre>check (Germany)</pre>	ETP4HPC WhitePaper: QC HPC Quantum for HPC https://www.etp4hpc.eu/white-papers.html	Stand-alone	
<pre>procurements of the quantum computers</pre>		COMING NEXT				
• Development of Hybrid algorithms and applications • Enabling Universal Access and Integration of Quantum Resources, to facilitate • Integration - On-chip QPU		technologies	quantum with $3^{\rm rd}$ countries			
computers Establishment of Quantum access and foster innovation	computers	algorithms and applications	Integration of Quantum Resources, to facilitate	Tight integration – On-chi	p QPU	
Excellence Centres	computers	~	access and foster innovation			



EuroHPC Actions:

- $2021 \rightarrow HPCQS$ preparatory initiative
 - a couple of Quantum simulators (up 100 qbits)
 - feasibility analysis for HPC-Quantum integration
 - 2022→ Calls for 6 QC-systems deployments as a booster of Pre&Exascale European systems in a "Co-located" way
 - Technology chosen to get diversity as higher as possible
 - 10-20ME per site
- 2024→ deployments start....

14/10/2024


EuroHPC: merging infrastructures HPC+QC in Italy

EuroQCS @CINECA booster of Leonardo

PRESS RELEASE | 1 August 2024 | European High-Performance Computing Joint Undertaking | 3 min read EuroHPC JU Launches the Procurement for a New Quantum Computer in Italy

The European High Performance Computing Joint Undertaking (EuroHPC JU) has launched a call for tender for the installation of EuroQCS-Italy, a new EuroHPC quantum computer to be integrated into the EuroHPC pre-exascale system Leonardo.








- First step: the 2023 EU AI Act
- Second step: the Al innovation package made of
 - amendment to EuroHPC to set up Al Factories
 - decision to establish an Al Office within the Commission to develop and coordinate EU Al policy, as well as supervise the implementation and enforcement of the forthcoming <u>Al Act</u>.
 - EU AI Start-Up and Innovation Communication:
 - (expected) 4 billions of public and private funding up to 2027
 - initiatives to strengthen EU's generative AI talent
 - encourage public and private investments in AI startups and scale-ups (EIC accelerator & InvestEU)
 - development and deployment of Common European Data Spaces, made available to the Al community
 - **GenAl4EU initiative**, support the development of novel use cases and emerging applications in public sector and Europe's 14 industrial ecosystems
 - robotics, health, biotech, manufacturing, mobility, climate and virtual worlds.





37



The EuroHPC JU will deploy AI-dedicated supercomputing and service infrastructures to support the further



*AI Ecosvstem:

development of a highly competitive and innovative AI Ecosystem in the European Union.

 Facilitating access to the AI dedicated use of AI to a large number of public and private

Acquiring, upgrading and operating AI-dedicated

EuroHPC AI Factories

supercomputers to enable fast machine learning and training of large General Purpose AI (GPAI) models;

supercomputers, contributing to the widening of the


users, including startups and SMEs; Offering a one-stop shop for startups and innovators,

supporting the AI startup and research ecosystem in algorithmic development, testing evaluation and validation of large-scale AI models, providing

supercomputer-friendly programming facilities and other AI enabling services;

 Enabling the development of a variety of emerging AI applications based on General Purpose AI models.

•This includes:





- Target tier0 (maybe 1?) EU computing centers (i.e CINECA, JULICH,...)
- Two different calls
 - EOI for procurement of advanced experimental AI Factories (AI-01)
 - EOI for acquisition of AI supercomp. OR upgrade current EuroHPC HPC supercomputers with AI optimised booster (AI-02)
- The calls open until 31 December 2025 with pre-defined cut-off dates.
 - The first cut-off deadline for applications is 4 November 2024
- Total budget: minimum of 800ME BUT co-funded by national governments at 50%
 - 400ME for AI-02 in 2024
 - 180ME for AI-01
 - 15 ME for 3 years operating cost

The European High Performance Computing Joint Undertaking (EuroHPC JU)



Home > The EuroHPC Joint Undertaking Launches AI Factories Calls to Boost European Leadership in Trustworthy AI

PRESS RELEASE | 10 September 2024 | European High-Performance Computing Joint Undertaking | 4 min read

The EuroHPC Joint Undertaking Launches AI Factories Calls to Boost European Leadership in Trustworthy AI


The EuroHPC Joint Undertaking (EuroHPC JU) has launched two calls for expressions of interest to select hosting entities that will host and operate AI-optimised supercomputers, AI experimental platforms and AI factories across Europe.





R&D on new computing technologies and architectures included their integration in supercomputing systems Advanced industrial, scientific and public sector applications

RESEARCH & INNOVATION



innovation potential of

SMEs




EU motivations:



Piero Vicini - Computing@CSN5: applications and innovations at INFN - Bari

EuroHPC Chips: EPI (European Processor Initiative)



14/10/2024

Piero Vicini - Computing@CSN5: applications and innovations at INFN - Bari

- EPI: European Processor Initiative
 - Public/private funds budget of 1.5BEuro
 - multi phase project: from ARM to RISC-V per CPU and accelerators
 - At the beginning academic and industrial R&D (SGA1 and SGA2 ~200+200MEuro). Then technology transfer (SiPearl)
 - First product, RHEA GPP ARM-based, (almost...) ready in 2024 202
- Is the effort big enough for real competition with US/JAPAN chipmakers?
 - **Probably not** for a TRL 8-9 product in mass production
 - BUT it's needed to guarantee technological control and to allow the development of new ideas, architectures, hardware and software, and new application fields


42






DARE (EuroHPC FPA) consortium aims to establish a clear path for software and hardware development in *Europe, leveraging early access to* **RISC-V** hardware emulation and simulation, with the goal of deploying the developed technologies in EuroHPC systems.

- Started Q1/2024, is a 10 years initiative divided in 3 subsequent phases:
 - Phase 1 Design&Proto: Prototype development @ 7nm process node
 - Phase 2 Pilot: Medium scale Pilot development @4nm process node
 - Phase 3 Production:
- Several synergic Technical Areas (TA): GPP (CPU), Accelerators (Vec, AI), SystemSoftware&Applications, Pilot Integration
- Industrial & academic consortium. TA leaded by industrial partners







AIPU: AI inference accelerator for emerging HPC AI applications




- INFN (APE group) will contribute in DARE as an **affiliated partner of ICSC.**
 - Forced by due to the new restrictive EuroHPC funding rules...
- Different areas of development targeting same scientific/technological problems:
 - hardware IP (on FPGA) and its companion system software (linux device driver, user library) enabling the deployment of large scale NN models over multiple AIPU accelerators to boost performance of applications like AI-accelerated HPC and Generative AI.
- Three main pillars:
 - Al-direct engine
 - Specialized HW to provide high throughput/low latency access (on PCIe and/or custom direct channel) between different AIPU
 - APEiron-based orchestration
 - Scalable applications to benchmark distributed parallel solutions
 - NEST: brain-inspired neural network scalable simulator (brain modelling at large scale, HBP flagship)
 - RAIDER: High Energy Physics ML-based applications for particle tracking, identification and calorimeter clustering



AXELERA AIPU AI Processing Unit







EU interconnect targeting EU HPC: NET4EXA Details in A.Biagioni talk

NET4EXA (Network for EXAscale systems) aims to develop a next-generation high-speed interconnect for **HPC and AI** systems, building on the success of the **BXI European HPC Interconnect** and the advancements made through research in the **RED-SEA** project and other previous European RIA initiatives.

- EuroHPC Call: HORIZON-EUROHPC-JU-2023-INTER-02
 - Type of action: HORIZON-JU-IA HORIZON JU Innovation Actions (w/ TRL 8)
- Total costs : 71 126 351 €;
 - EU funding: 26 916 520,70 €;
 - + countries' funding
 - + in-kind contribution for industrial beneficiaries.
- Project Start date: Sep. 1st, 2024; Duration: 30 months






ТҮРЕ	NAME	Country
Large company	1 - BULL	FR
SMEs	2 - NUMASCALE AS	NO
	4 – Subco SCINTIL	FR
	4 – Subco Spearl	FR
	5 – Subco	IT
Large	4 - CEA	FR
Datacenters & Research centers	5 – CINECA	IT
	3 – FORTH	GR
Academic	5.1 CINECA – UNITRENTO	IT
partners	5.2 CINECA – UNIROMA1	IT
	5.3 CINECA - INFN	IT III

Piero Vicini - Computing@CSN5: applications and innovations at INFN - Bari







- INFN contribute in NET4EXA as affiliated partner of **CINECA**
- Leverage on previous project results:
 - RED-SEA, TEXTAROSSA, INFN APEnet
- Several areas of technical contribution
 - Integration of a medium scale (16-32) FPGA-based testbed
 - innovative mechanisms to enhance congestion control management (for BXIv4)
 - ON-NIC processing for task streaming computing, ٠
 - prototyping new features supporting GPU triggered computing in BXIv4 via and for BXIv4network architecture.
 - INFN key applications for benchmarking network architecture under design: NEST (Large scale brain simulation), RAIDER (HEP AI-oriented apps)
- INFN budget ~1.35 Meuro
 - 500 kEuro personnel, 850kEuro HW procurement
 - 50% co-funded by Italian Government


User



Finanziamenti EU: NextGenEU (PNRR) and ICSC National Research Centre

ICSC National Research Centre for High Performance Computing, Big Data and Quantum Computing The Center conducts R&D, nationally and internationally, for **innovation in high-performance computing**, **simulations, and big data analytics**. This aim is pursued through a **state-of-the-art infrastructure for high-performance computing and big data management**, which leverages existing resources and integrates emerging technologies, and an organization and distribution of activities based on the Hub and Spoke model.


- One of the five National Centres established by the National Recovery and Resilience Plan (PNRR)
- Total Investment: 320 MEuro
- 51 Academic & industrial partners
- Lead by INFN with 51 Academic & industrial partners
- 11 thematic areas (Spokes)





What's better than the boss's slides?





Why ICSC?


- Answer to the modern computing and data analytics challenges emerged by strategic sectors for the development of the country: i.e., simulations, computing, and high-performance data analysis
- Establish a National level hub
- Deploy a shared and open cloud/HPC infrastructure, representing a unique strategic asset for Italy and EU
- Promote the best interdisciplinary skills of science of engineering from basic research to computing sciences

ICSC organization

ICSC Centro Nazionale di Ricerca in HPC Fondazione ICSC: partner pubblici e privati









Piero Vicini - Computing@CSN5: applications and innovations at INFN - Bari







- Huge bureaucratic difficulties in spending the money.
- Unbelievable effort on researchers and administration staff

Costo totale	Data assunzione	Figura Professionale	Tipo di rapporto	Nominativo
personale 2024	1 gennaio 2023	Research Manager	Distacco da INFN	A. D'Orazio
personale 2024	1 settembre 2023	Innovation Manager	Distacco da INFN	D. Salomoni
circa 1.100 k€	1 gennaio 2023	Segreteria Presidente e Organi Saturati	Tempo indeterminato P.t	A. Capitani
	1 marzo 2023	Impiegata Amministrativa	Tempo indeterminato F.t	V. Amici
	1 aprile 2023	Impiegata rendicontazione	Tempo indeterminato F.t	A. Scaburri
di cui	1 settembre 2023	Project Manager	Tempo indeterminato F.t	S. Grassi
urcui	11 settembre 2023	Addetto Comunicazione	Tempo indeterminato F.t	M. Massicci
rendicontati	6 novembre 2023	Etichs & Data Governance Manager	Tempo indeterminato F.t	M. Zanaroli
DUDD	13 novembre 2023	Project Manager	Tempo indeterminato F.t	R. Lelli
su PNRR	2 gennaio 2024	Project Manager	Tempo indeterminato F.t	G. Digiglio
circa 540 k€ (5,5	23 gennaio 2024	Impiegata rendicontazione	Tempo indeterminato F.t	E. Monari
	8 luglio 2024	Responsabile Amministrativo	Tempo indeterminato F.t	V. Cosentino
persone)	Prevista integrazio	one nuova risorsa in area ICT		

• A very light structure

Dorconalo UIIR

- Good for money, optimal for management
- Less good as a tool for participate in EU-funded project

Budget dello Spoke	21.859.389€
Personale Massa Critica	204
Personale reclutato	76
N. Pubblicazioni	244
N. Progetti innovazione	13

Inaugurato

a giugno 23

Antonio Zoccli | 17/09/2024 2024

14/10/2024

- Living Lab «Hardware & Systems» HWS@UNIBO Integrazione di MonteCimone, il primo cluster al mondo RISC-V al mondo (in collaborazione con E4) Progettazione di processori per mercati
 - specifici sviluppati a partire dalla piattaforma PULP/RISC-V : CARFIELD (automotive Intel16nm, 11/23), ASTRAL GF 12nm (spazio GlobalFoundries 12nm, 11/24, IG TASI)

Budget dello Spoke	18.939.814 €
Personale Massa Critica	193
Personale reclutato	67
N. Pubblicazioni	340
N. Progetti innovazione	10

Analisi veloce su grandi basi di dati **(Petab+)**, con infrastruttura eterogenea (Cloud + HPC + Grid) e distribuita. Disegnata e validata per la fisica a LHC, usabile anche in altri ambiti di ricerca (es. fisica medica) e industriali (es. immagini della space



Taglio dei tempi di prototipizzazione in interattivo e accesso trasparente e ottimizzato a grandi basi di dati, anche remote: verrà resa disponibile a tutto ICSC.



KICSC & Annual Meeting	Finanziato dall'Unione europea	Ministero dell'Università	Italiadomani	VZICSC
Antonio Zoccoli 17 settembre 2024	NextGenerationEU	e della Ricerca	SYNRAL PRESS and	A Sector Destruction of Discourse in 1995 Big lows and Charactery Comparing

economy)

Living Lab «Software & Integration» SWI@UNITO

adozione: IBM, TIM, Astron, MiRRI EU ERIC

Sviluppo (su MonteCimone) della prima distribuzione

software più utilizzato per Al/LLM. Oggi mainstream.

completa al mondo di Pytorch (Google+FB) per RISC-V - il


Progettazione e sviluppo di Streamflow – workflow portabili

. Utilizzato da 4 IG (ENI, Sogei, Unipol, iFAB), in valutazione per

per sistemi multicloud-HPC. EU innovation radar award.

#Spoke 3 – Astrophysics & Cosmos Observations

Budget dello Spoke	12.655.379 €
Personale Massa Critica	97
Personale reclutato	48
N. Pubblicazioni	130
N. Progetti innovazione	9



HPC4AI 10k cores, 150 GPUs, 100 TB RAM, 3 PB storage

V7ICSC

- Big Data: processing e management
- A supporto dei grandi esperimenti: SKA, EUCLID, CTA+, Fermi, LiteBird, LOFAR,
- Sviluppo di soluzioni rivoluzionarie di archiviazione, processamento e analisi di grandi volumi di dati basate sul AI e capaci di sfruttare sistemi HPC stato dell'arte.

📒 Italiadomani


- Sviluppo di soluzioni avanzate e di strumenti di visualizzazione e analisi dati interattivi e collaborativi.
- Simulazioni Numeriche Exascale e oltre Codici numerici astrofisici innovativi capaci di sfruttare i più innovativi sistemi ibridi di calcolo massicciamente paralleli ed accelerati.
 - Algoritmi sofisticati, integrazione di soluzioni Al, altissima risoluzione per problemi complessi in cosmologia, astrofisica e fisica dello spazio.



30.578.631 €
181
62
130
11

Antonio Zoccoli | 17 settembre 2024

Primo computer quantistico a semiconduttori a 24 qubit costruito in Italia



Prossimi obiettivi

40 qubits entro Ottobre 2024

Ministero dell'Università

- Connessione con Cineca
- Accesso cloud

Ministero dell'Università

KICSC riero vicini - computing@coivo. applications and innovations activity ban

Italiadoman



51

ICSC highlights: Terabit, workout gym for next gen HPCers...









- ICSC is a great opportunity to establish a national hub for computing at large.
 - HPC, diversified architectures, applications, new techs as AI & Quantum
- Beyond and to achieve the goals of its post-PNRR sustainability ICSC needs to be given a much stronger and multifaced structure
 - Host HPC systems leveraging on a substantial team of system supporting staff
 - application experts to support scientific communities accessing the systems;
 - A (somewhat larger than now) number of research personnel to push on R&I in computing
 - with the positive effect of reaching the minimum size to gain credibility at European level and to apply to the next-gen Europe funding actions
- Set up a "think tank" able to contribute to the shaping of the next EU computing program and hopefully to suggest solutions to the many issues of EuroHPC planning & funding:
 - Selection of topics of interest, long term strategies issues coming from the national cofin.,
- How to? → probably the topic of round table later on...



Sostenibilità ICSC post PNRR

Ruolo post PNRR di ICSC:


- Aggiornamento Infrastruttura nazionale calcolo HPC, Big Data e Quantum computing: HW+SW
- Partecipazione a progetti nazionali, regionali ed Europei
- Accordi internazionali
- Azioni con il Sistema delle imprese
- Azioni di education e disseminazione
- Formazione di professionalità e giovani
- → Supporto MUR e altri Ministeri: KPI





Post Exascale computing or (better) "beyond" exascale Europe is a little bit behind...

The (post)-Exascale race, where are we?



Exascale and Near-Exascale Leadership Systems (2020 to 2028)

Total

Post exascale challenges (SW)

KeyNote - Long-term Computing Vision 2024 ETP4HPC Conference

The digital continuum: open challenges

Unification of HPC Simulations/Big Data/AI towards a data-centric view

Moving, storing and processing data across the continuum: how to deal with the 3 Vs of Big Data?

- Extreme Volume across the continuum
 - Support the access and processing of "cold", historical data and "hot", real-time data + (virtually infinite) simulated data
- Extreme Velocity across the continuum
 - Unified real-time data processing (in situ/in transit, stream-based) in a common software ecosystem
 - Need disruptive reduction in data movement cost with new devices, packaging
 All real-time data may not be storable in archives => real time training (bandwidth-oriented)
- Extreme Variety across the continuum
 - Unified data storage abstractions to enable distributed processing and analytics across the continuum
 - Interoperable data formats, "Semantic interoperability" through shared ontologies
- Digital Continuum is a multi-tenant and multi-owner environment.
 - Collected data used with multiple purposes
 - Computing Infrastructure is also shared

Software/application co-design

Key challenges

- How to get post-Exascale ready applications ?
- How to expand an application-driven SW stack ?
- How to make applications portable and sustainable at the post-Exascale era ?

International context

- Early-binding HW/SW/application co-design approach at Rikken (Japan)
- In the USA, DOE co-design centers were a key component of the Exascale Computing project (ECP)
- Inspired by ECP, co-design is central in the NumPEx project (FR) 2/15/24

Astronomy & Astrophysics &





High-energy particle physics Quantum chemistry and materials





Sustainable Transport & mobility Energy production & transport



AI for science – towards HPC/AI hybridization

• End of Moore's law, **develop hybrid approaches based on AI** to accelerate parts of scientific computing applications

=> 10 Exascale performance with x25 EDP+Data science pp and x42 HW improvements, some AI-based solvers can be sped up by 6 orders of magnitude, etc., weather forecast with Graphcast

- **Hybridization of HPC SW with AI :** physics-informed AI models for simulation codes, observational data reduction, digital twins.
- Push forward a post-Exascale-ready SW stack embedding AI solutions that answer the needs of the application communities



2/

Software, the new frontier

Take away messages

Consolidating and accelerating the construction of a sovereign European **exascale software stack** (portable, interoperable, reproducible, sustainable)

Support and foster the developpement of disruptive Math & models



From edge to HPC system: the digital continuum

Coordinate efforts to share workflows, solutions and services for the convergence of HPC/Cloud/Edge

EaaS: Exascale as a Service, for Tier-0 European systems

Develop a data-everywhere, FAIR, ecosystem in Europe



AI4Science – Science4AI

Push an **hybrid AI/HPC software stack**, to accelerate HPC and provide AI at scale

Support AI for Science, foster fully open AI usecases/benchmarks, not restricted to GenAI



Software/application co-design

HW/SW/application co-design to help the communities get prepared for post-Exascale

Foster the use/reuse of modular/interoperable and portable SW components


Push sustainable SW development model $_{\scriptscriptstyle 38}$



Piero Vicini - Computing@CSN5: applications and innovations at INFN - Bari


risks

Post exascale challenges (HW, disruptive tech, federation)



ETP 4 HPCC

Integration of QCS in HPC Systems



- system level: loose and tight models
- programming level: full hardware-software stack
- application level: optimisation, quantum chemistry and quantum ML
- Application-centric benchmarking
 - Test for the algorithm, the software stack and the technology
- Emulation of QCS with HPC systems
 - Ideal and realistic QCS

ETP 4 HPCC

59

14/10/2024

Designing, analysing and benchmarking QCS and quantum algorithms



15/02/2024

Potential challenges for 2024-2028

Limit data transfer costs:

- Limit the length of data transfers
 - Unifying memory access of CPUs and accelerators
 - Chiplets on (photonic) interposers,
 - Programming models that can transparently benefit from heterogeneous computing elements

Improved memory hierarchy:

- HBM (low latency, high bandwidth),
- DRAM DIMMs (low latency, mid-size capacity),
- NVM DIMMs (high capacity, persistency).
- will require SW support for placement of data

Computation close to memory.

Near-memory processing (HMC specs), Samsung (HBM PIM and AxDIMMs), Hynix (Computational Memory Solution--CMS), UPMEM (Data Processors - DPUs).

Improved Compute:

- Efficient accelerators close to orchestrator
 - Smooth integration of programming environments.

Efficient data types (variable precision)

- High precision to converge algorithms / avoid num. drift.
- Mixed Precision aligned w compute needs
- Lower precision (bfloat16, float8...) for Al.

Other challenges:

- Aggressive power saving techniques
 - Dynamic power management
 - Resource management
 - Component monitors supporting Rack/system level power steering

Support new addressing schemes

- Byte addressing
- Key-value (associative access)
- Sparce matrices (gather scatter)
- HW supported multilevel indirect addressing

ETP 4 HPCC

EU Federated Hybrid HPC – QC Infrastructure



Developing and providing HPC – QC services for the benefit of all Europeans

Providing uniform, easy and affordable access to HPC - QC resourc

Training of specialists in quantum computing and its potential applications

First of a kind in the world

15/02/2024

ETP4HPC Seminar



45



Comments not conclusions..

- HPC is still the way to advance fundamental scientific and engineering research allowing to tackle simulation of larger and larger problems
- New paradigms and new approaches to large-scale computing have strongly emerged
 - Generative AI and LLMs (in the short term) and Quantum Computing (in the longer term) are fuelling a new level of growth
 - Also sustained through public funding and HPC cloudification
- There is no a clear winner one-for-all technology:
 - Too many expectations for AI/ML with the side effect to reach economic un-sustainability
 - QC exhibits low maturity (Tech and apps)
- So, the answer for current and next HPC systems is convergence: MSA architecture, where Classic HPC, QC and ML are tightly integrated
- BUT the scale (exascale and beyond), the complexity and the heterogeneity is making a nightmare the process of design, integrate and operate systems. It needs a lot of R&I to optimize
 - + HW: ARM/RISC-V CPU low cost for power saving; innovative accelerators architecture for computing efficiency; interconnect networks for high throughput and low latency; storage architecture from "high speed and fast feed" to Data platform; fault tolerance,...
 - SW/APP: vertical software stacks for effective programmability; new applications & algorithms able to exploit the systems
 - Infrastructure: HPC as a service, new datacenter,...
- The added value is again human resources: researchers, technologists, computer architects, application experts, system managers...
- BUT, in general, we measure the growing scarcity of HPC experts due to:
 - Ageing of personnel, long training process of new staff, impressive rate of new technologies introduction
 - Misperception that any stuff related to HPC, including "human experts", can be easily bought on the market...
- Academia, Research and IT industries, as users and technology providers, have to team to support this training process reversing the trend.
- National and International (EU) funding agencies must commit to funding not only HPC systems, but also this training process
 and R&D initiatives with a clear plan shared by the entire community
- INFN is on the right way, with its leading role in ICSC and contribution to R&I/R&D EU initiatives
 - govern them with a long-term view while avoiding the sloppy management of various short-term opportunities (GRID, PNRR...)





- □ 18 members (11 staff + 2 fixed-term + 5 PHD)
- □ 3 main research lines
 - HPC (system architectures, scalable networks, apps optimization)
 - Neuroscience (brain simulations, models, neuromorphic systems)
 - HEP Computing (Read-out systems, online trigger)
- □ Know-how
 - ASIC design, FPGA design, GPU programming and integration, network design, dense system integration, parallel
 programming and application coding (LQCD, neural networks, complex systems), system software, compilers and languages,
 data analysis, data processing, mathematical physics, theoretical models, statistics...
- National and International research network and industrial collaborations:
 - Grenoble Univ., Athena, FORTH, UPC, CINECA, CNR, Julich, LENS, Manchester Univ, UniMi, CERN, NVidia, EuroTech, E4, IceoTope, IDIBAPS, MonetDB, ATOS, EVIDEN, BULL, UCLM, UPV, CINI, ISS,...



https://apegate.roma1.infn.it/ https://twitter.com/APELab_INFN





Exascale computing is a huge milestone, but the HPC community is already looking beyond it. Here are some of the key challenges facing post-exascale HPC: **1. The End of Moore's Law:** Traditional processor scaling is slowing down. Finding new ways to increase performance, such as specialized hardware, new architectures, and more efficient algorithms, will be crucial.

2. Power Consumption: Exascale systems already consume massive amounts of power. Post-exascale systems will need to be even more energy-efficient to be sustainable and affordable. This will require innovations in power delivery, cooling, and hardware design.

3. Data Movement Bottlenecks: Moving data efficiently within the system is already a major challenge at exascale. As systems grow larger and more complex, this problem will only intensify. New interconnect technologies, memory hierarchies, and data management strategies will be needed.

4. Programming Complexity: Developing software for increasingly complex and heterogeneous systems will be a major challenge. New programming models, tools, and languages will be needed to simplify development and improve productivity.

5. Resilience and Fault Tolerance: With more components, post-exascale systems will be even more susceptible to failures. Developing robust fault tolerance mechanisms and ensuring system resilience will be critical.

6. Application Scalability: Not all applications can scale effectively to exascale and beyond. Developing algorithms and software that can take full advantage of these massive systems will be essential.

7. Quantum Computing Integration: Integrating quantum computers with classical HPC systems could unlock new possibilities, but it also presents significant challenges in terms of hardware, software, and algorithms.

8. Al and Machine Learning: Al and machine learning are becoming increasingly important in HPC, but they also pose challenges in terms of data management, model training, and integration with traditional HPC workflows.

9. Workforce Development: A skilled workforce is needed to design, build, program, and manage post-exascale systems. Addressing the skills gap through education and training will be crucial.

10. Ethical Considerations: As HPC systems become more powerful, it's important to consider the ethical implications of their use, such as potential biases in AI algorithms or the environmental impact of energy consumption.


EuroHPC JU R&D: progetto RED-SEA (Network) (A.Biagioni, P `'


The four pillars of RED-SEA research





Integrazione della Network Interface (NI) con **RISC-V** e ARMv8 cores (EPI), piattaforma EU di HPC Network (Atos BXI)e con acceleratori FPGA e GPU





NEST (Spiking NN simulator) come benchmark e co-design application

TOLL 🕖 JÜLICH 🔞 ParTec

- Sviluppo di network IP per ٠ ottimizzazione Spiking NN simulator
- APEnet+ network simulators a larga ٠ scala
- Funzioni di network routing assistite ٠ da tecniche di ML

EuroHPC JU R&D: progetto TextaRossa (A. Lonardo, P. Vicini)

Obiettivi principali


- **Energy Efficiency**
- Sustained Performance delle applicazioni
- Integrazione di acceleratori riconfigurabili (FPGA)
- Sviluppo di IP
 - comunicazione, mixed precision AI, security, power monitoring,...
- Rilascio di nuove piattaforme (IDV)




11 partners from 5 countries: ENEA, Fraunhofer, INRIA, ATOS, E4, BSC, PSNC, INFN, CNR, IN QUATTRO, CINI (Politecnico di Milano, Università di Torino, Università di Pisa), LTP: Universitat Politecnica de Catalunva (UPC), Université de Bordeaux.

INFN Contribution to WP2/WP4: APEIRON

- Goal: offer hardware and software support for the execution on a system of **multiple** interconnected FPGAs of applications developed according to a dataflow programming model
- Map the directed graph of tasks on the distributed FPGA system and offer runtime support for the execution.
- Allow users with **no** (or little) experience in hardware design tools to develop their applications on such distributed FPGA-based platforms
- Tasks are implemented in C++ using High Level Synthesis tools (Vitis).
- Simple Send/Receive C++ communication API.



INFN in WP2: IPs for low-latency FPGA commun.



Network IP: Network channels

and Application-

APElink 32 Gbps

→ 64/100 Gbps

→ 40/100 GbE

 σ

Routing IP

- UDP/IP over 10-25 GbE

Routing of intra-node and inter-

node messages between

processing tasks on FPGA.

dependent I/O

- Implemented as incremental development on APEnet IPs over XILINX platforms.
- Deliverable D2.5
- Intermediate database at M18
- Deployed in the IDVs (WP5) at M30

RAIDER Rings detection - Dense model on FPGA Nest GPU (as NEST on GPU)

LOTP+ infrastructur

Fully Connected

- Input: 64 hits per event
- Architecture: 3 fully connected layers
- Output: 4 classes (0, 1, 2, 3+ rings per event)
- Qkeras, quantization aware training: - ~75% average accuracy with low
- resource usage: LUT 14%, DSP 2%, BRAM 0% (VCU118) Latency: 22 cycles @ 150MHz
- Initiation Interval (II): 8 cycles



- The engine driving the neural simulations is the Nest GPU code which is C++ with CUDA extensions and is production-ready
 - The Python script detailing the experimental protocol is ready - a 1000ms simulation of dynamics of one hemisphere of cortex of mouse brain with a realistic connectome inferred from data obtained with optical imaging methods on anesthetized mice - and will be run by the Nest GPU engine on the reference platform.
 - As soon as the GPU-equipped is available, the simulation is ready to be benchmarked comparable with the same experiment on CPU-onl engine (NEST).
 - The specific KPI are:
 - Time-to-solution: Simulated-milliseconds-per-second
 - energy-to-solution: Synaptic UPdates per second (SUPs) per Watt

High Energy Physics high-level software tools

- For simulation, reconstruction (i.e. the transformation of detector signals to physics objects), data analysis
- Initial focus will be on the reconstruction software of the CMS experiment
 - · Efforts are on-going to investigate parallelism and heterogeneou computing (CPU, GPU, possibly FPGA), based on TBB, CUDA, SYCL/OneAPI, Cupla/Alpaka, Vitis HLS, ...
 - · Some solutions are already in production, but investigation continues
- We have identified two software components, for particle tracking and calorimeter clustering
- Two directions of work
- Use of GPUs and FPGAs via SYCL
- Remote offloading of computation to specialized nodes
- Activity just started, due to delays in recruiting

Tensor Network Methods





S. Montaneero "Introduction to Tensor Network Methods". Springer (2019 U. Schollwock, RMP (2005) A. Cichocki, ECM (2013) I. Glasser, et al. PRX (2018

Tensor network are state of the art methods for the simulation of many-body quantum systems, to understand complex guantum phenomena and to benchmark, verify and guide the developments of emerging quantum technologies (computers, simulations, sensors and communication) extarossa



exact description, faithful compression of the

exponentially large many-body wave function.

14/10/2024

extarnee

EU interconnect targeting EU HPC: NET4EXA

NET4EXA aims to develop a next-generation high-speed interconnect for HPC and AI systems, building on the success of the **BXI European HPC Interconnect** and the advancements made through research in the RED-SEA project and other previous European RIA initiatives.

Main outcomes & expected impact

- A European-designed interconnect network solution (hardware and software products):
 - The project will reduce reliance on non-European providers and promote technological sovereignty within Europe.
- A Competitive Interconnect Network Solution with Key Differentiators:
 - The developed solution will match or exceed the performance levels of competitors while offering unique features that set it apart in the market.
- Mature technology for Exascale and Post-Exascale Clusters:
 - The project focuses on <u>developing a scalable and energy-efficient interconnect</u>, including features for monitoring and controlling energy consumption, supporting both HPC and AI application use-cases, and suitable for Exascale and post-Exascale computing clusters, to ensure long-term viability and capability.
- An interconnect network to facilitate datacenter internal and external communications:
 - The solution will <u>facilitate communications</u> within data centres (both intra and inter-module) as well as external communications (with cloud infrastructures and inter-data centres).
- A Skilled Workforce of Engineers and Researchers:
 - The project will help build a highly qualified pool of engineers and researchers specialised in interconnect network technologies, capable of driving further innovations and providing consulting and support services.
- Compatibility and Optimisation with European Processor and Accelerator Technologies:
 - The interconnect network solution will be fully aligned with and optimised for European-developed processors and accelerators, enhancing integration and performance within European systems, and facilitating broader adoption.