



Contribution ID: 207

Type: Poster

## Low resources FPGA-based TDC for HET detectors of KLOE-2 experiment at DAΦNE

*Wednesday, 23 May 2012 11:26 (0 minutes)*

Time to Digital Converters (TDCs) are very common devices in particles physics experiments. A lot of “off-the-shelf” TDCs can be employed but the necessity of a custom data acquisition system makes desirable the implementation of TDCs on the FPGAs. Most of the architectures developed so far are based on the tapped delay lines with resolutions down to 10 ps, obtained with high FPGA resources usage. Often such resolution is not needed and low resources occupancy TDC architectures are preferable. This makes possible the implementation on the same device of data processing systems and of other utilities. In order to reconstruct gamma-gamma physics events tagged in the KLOE-2 High Energy Tagger (HET), we need to measure the Time-Of-Flight (TOF) of the electrons and positrons from the KLOE-2 IP up to our tagging stations (11 m apart). A resolution better than the bunch spacing (2.7 ns) is required. We have developed and implemented on a Xilinx Virtex-5 a 625 ps resolution TDC with embedded data acquisition systems and interface to the online FARM of KLOE-2.

### for the collaboration

KLOE-2

**Primary author:** Dr IAFOLLA, Lorenzo (LNF)**Co-authors:** Mr BALLA, Alessandro (LNF); Dr MORICCIANI, Dario (ROMA2); Dr GONNELLA, Francesco (LNF); Dr MASCOLO, Matteo (ROMA2); Mr GATTA, Maurizio (LNF); Dr CIAMBRONE, Paolo (LNF); Prof. MESSI, Roberto (ROMA2)**Presenter:** Dr IAFOLLA, Lorenzo (LNF)**Session Classification:** Front End, Trigger, DAQ and Data Management - Poster Session**Track Classification:** P4 - Front End, Trigger, DAQ and Data Management