



# Frontier Detectors for Frontier Physics

12<sup>th</sup> Pisa meeting on  
advanced detectors



## The front-end chip of the SuperB SVT detector

**F. Giorgi** INFN and University of Bologna, Italy

*On behalf of the SuperB SVT collaboration*





C. Avanzini, G. Batignani, S. Bettarini, F. Bosi, G. Calderini, G. Casarosa, M. Ceccanti, R. Cenci, A. Cervelli, F. Crescioli, M. Dell'Orso, F. Forti, P. Giannetti, M.A. Giorgi, A. Lusiani, S. Gregucci, P. Mammini, G. Marchiori, M. Massa, F. Morsani, N. Neri, E. Paoloni, M. Piendibene, A. Profeti, G. Rizzo, L. Sartori, J. Walsh, E. Yurtsev, M. Manghisoni, V. Re, G. Traversi, M. Bruschi, R. Di Sipio, B. Giacobbe, A. Gabrielli, F. Giorgi, G. Pellegrini, C. Sbarra, N. Semprini, R. Spighi, S. Valentinetti, M. Villa, A. Zoccoli, M. Citterio, V. Liberali, A. Stabile, F. Palombo, L. Gaioni, A. Manazza, L. Ratti, V. Speziali, S. Zucca, D. Gamba, G. Giraudo, P. Mereu, G.F. Dalla Betta, G. Soncini, G. Fontana, M. Bomben, L. Bosisio, P. Cristaudo, D. Jugovaz, L. Lanceri, I. Rashevskaya, L. Vitale, G. Venier

# Outline

- The SuperB project
- The Silicon Vertex Tracker
- The Strip / Striplet readout chip
  - Analog front-end
  - Digital readout architecture
- Conclusions


# The SuperB accelerator project

- Flavour physics promises sensitivity to New Physics ... but **large statistics is needed** ( $50\text{-}100\text{ ab}^{-1}$ )
- An upgrade to the first generation of B-Factories (PEP-II and KEKB) of  **$\sim 2$  orders of magnitude** in  $\mathcal{L}$  is needed to get  **$50\text{ ab}^{-1}$** .
- The **SuperB** factory is an Italian  $e^+ e^-$  accelerator concept that allows to reach  **$\mathcal{L}=10^{36}\text{ cm}^{-2}\text{ s}^{-1}$**  with **moderate beam current** (2A) using **very small beam size** ( $\sim 1/100$  of present B-Factories beams).
- **2007** : **Conceptual Design Report published**
- **2010** : **Approved** by the Italian Government (250 ME allocated for the Infrastructures)
- **2011** : **Established site: Roma Tor Vergata**
- **Management** under **Cabibbo Lab** consortium (INFN, Uni Tor Vergata, IIT ).



Now closing the **Technical Design Report**

# The SuperB Silicon Vertex Tracker



Design based on the  
5-layer Babar SVT

$R > 3$  cm, Double-sided Si strip sensors.  
Low-mass design. ( $P_t < 2.7$  GeV)  
Stand-alone tracking for slow particles.

**BUT**

1) Due to reduced beam **energy asymmetry** (7x4 GeV vs. 9x3.1 GeV) required an **improved vertex resolution** (~factor 2)


- **EXTRA Layer0 very close to IP** (@1.5 cm) with **low material budget** ( $< 1\% X_0$ ) and **fine granularity** (50  $\mu\text{m}$  pitch)
- Layer0 area **100 cm<sup>2</sup>**

2) Bkg levels depend steeply on radius

- **Layer0 needs to be fast and rad hard** ( $> 20 \times 5$  MHz/cm<sup>2</sup>,  $> 3 \times 5$  MRad/yr)

# SVT Detectors

- **Baseline**
  - 5 layers of **silicon strip** modules (ext. coverage w.r.t BaBar) for the outer layers
  - **StripleTs** for layer0 @  $R \sim 1.5$  cm.
  - Need to develop **2 new FE chips** for strips: existent chips do not match all the requirements: **analog info** needed, **high rates** in inner Layers (up to 1.4 MHz/strip in L0) & **short shaping time** (25-100ns), very long modules **and long shaping time** (0.5-1 us) in Layers 4-5.
- **Layer0 upgrade** for full luminosity run
  - SVT Mechanics will allow a **quick access/removal** of Layer0
  - Upgrading to thin **pixel sensors**.
    - **More robust** against background **occupancy**
    - Several options investigated:
      - **CMOS MAPS**
      - **Hybrid Pixels**
      - **Vertical Integration...** reliable and stable ?
  - R&D continue in 2012 after TDR → pixel technology decision by 2013



*Ref. talk G.Rizzo on Thursday, h 12.40 :*


*Recent developments on CMOS MAPS for the SuperB Silicon Vertex Tracker*

# Strip rates on the SVT Layers

Safety Factor x5 included

	Layer	Side	Average rate on area MHz/cm <sup>2</sup>	Average rate kHz/strip
45°-tilted triplets	0	u	122	1340
	0	v	181	1340
	1	$\phi$	15.8	848
	1	z	13.6	670
	2	$\phi$	10.3	668
	2	z	9.56	667
z/ $\phi$ microstrip	3	$\phi$	3.03	580
	3	z	4.19	397
	4	$\phi$	0.429	125
	4	z	0.285	67.1
	5	$\phi$	0.216	81.1
	5	z	0.149	43.9

# The Strip/Striplet front-end Chip Diagram



**128 input channels**

**Analog Front-End:**

- Pre-amplification
- Discrimination
- A/D conversion

*----- Analog / Digital boundary*

**Digital Hit buffers**

- Time Stamp
- ToT

*----- Trigger0 Selection*



**Digital Readout:**

- Control logic
- Trigger handling
- Hit encoding
- Formatted output


**Digital output / control pads**

# Analog Front End

- **Charge sensitive amplifier** with gain selection (1 bit)
- **2<sup>nd</sup> order unipolar semi-Gaussian shaper** with polarity (1 bit for p/n strip sides) and peaking time (2 bits) selection.
- **Symmetric baseline restorer** for baseline drift suppression (1 bit)
- **Threshold generator and discriminator**
- **3-4 bit A to D conversion** with TOT technique or through a **flash ADC**



*Ref. to L. Gaioni poster : The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT*




*Ref to L. Bombelli poster : Analog Front-end Electronics for the Outer Layers of the SuperB SVT: Design and Expected Performances*



# Present performance

- **Charge sensitivity:**  $\sim 5.5$  mV (high gain configuration)
- **Power consumption:**  $\sim 1.3$  mW (not including the stages following the shaper)
- **Output dynamic range:**  $\sim 15$  MIP (240 ke- for layer0, 360 ke- for layers 1 to 3)
- **Response linearity:**  $\sim 3\%$
- **S/N:**  $> 20$  for all the layers



## Peaking times and efficiencies


Layer	Peaking Time (ns)	Efficiency (r- $\phi$ /z) %	
		No SF	SF x5
0	25	99/99	96/96
1	100	98/98	88/89
2	100	98/98	89/89
3	200	95/95	77/86
4	500	98/98	89/93
5	1000	98/98	86/91

Shorter peaking time gives:

- *lower inefficiency due to analog dead time*
- *better hit time resolution and lower occupancy*

# The Digital Readout Architecture

A **fast digital readout** architecture was developed during the R&D on **pixel** sensors  
(*SLIM5 - VIPIX - SuperB* collaborations)




The latest version features:

- Sparsified readout
- Temporal/Spatial hit encoding
- Data compression
- Data-push and triggered working mode
- Designed to withstand **100 MHz/cm<sup>2</sup>** hit rate on a 50k channel matrix

THIS ARCHITECTURE HAS BEEN CHOSEN **FOR STRIP CHIP TOO**  
(WITH PROPER MODIFICATIONS & ADDON)

# Pixel Architecture Overview




- **In-pixel** time stamping / hit-latch
- **Selective** (only where there is need to) **Column-based** hit extraction (time ordered)
- **One column** in **ONE clock cycle** (independent on the column occupancy, 256 encoded hits)
- **4 Sparsifiers**: each encode up to 64 hits into 8 words
- **4 Barrels**: memory elements with **multiple write-access ports** (up to 8) and single output
- **Time ordered** hit flow. Smart concentrator **preserve hit temporal sorting**.

# Pixel Architecture Simulated Performance


## DATA PUSH MODE

Efficiency VS Bunch Crossing clock



## TRIGGERED MODE

Efficiency VS trigger latency



Simulations DO NOT take into account:

- Sensor Efficiency.
- Analog FE.

Efficiency slightly decreases (**linear**) as the trigger latency increase:

**NO pre-trigger front buffer** was foreseen in this pixel readout solution.


**Pixels latch as memory bit.**

Higher granularity → lower occupancy  
→ **Smoother efficiency drop w.r.t. strips**

# Strip Front-End Architecture Overview


*One-column-like matrix*

*array of digital pre-trigger front buffers*




**32 channels**

*Barrel Level 2*




Sparsifiers

*Barrel Level 1*



*smart concentrator*


*Trigger Logic*



*Time counter*

- **All hits of a triggered time-stamp processed at a time**
- **4 Sparsifiers: each** encode up to **8 channels** into 8 words: (TS, Address, ToT ...)
- **4 Barrels:** memory elements with **multiple write-access ports** (up to 8) and single output
- **Time ordered** hit flow. Smart concentrator **preserve hit temporal sorting**.

# Strip Front-End Architecture Overview






# F.E. Chip Data Rates & Serial Links

Layer	Side	Required Bandwidth Mbit/s	Lines at 60 MHz	Lines at 120 MHz	Lines at 180 MHz
0	u	250	6	3	2
0	v	250	6	3	2
1	$\phi$	230	5	3	2
1	z	123	3	2	1
2	$\phi$	170	4	2	2
2	z	130	3	2	1
3	$\phi$	143	3	2	1
3	z	119	3	2	1
4	$\phi$	120	3	2	1
4	z	118	3	2	1
5	$\phi$	87.6	2	1	1
5	z	76.1	2	1	1

Trigger 150 kHz  
15 % protocol overhead  
(on Layer0)

# Trigger handling

- External electronic boards process primary trigger signals.
- Pre-processed triggers are sent to front-end electronics.
  - Fixed trig. latency on chip → configured at start-up
  - Simpler on-chip trigger logic
  - Rely on re-configurable logic on external boards for more complicate algorithms.
- **One-wire trigger** to FE chips.






# Strip Chip Architecture Simulations

NB: Only digital readout efficiency taken into account

- GOALS:
  - Choose optimal front buffer dimensions (trade-off efficiency vs cells saving)
  - Measure  $\sim 100\%$  efficiency after pre-trigger buffer insertion
  - Verify functionality of the well-known digital core in the new environment.

- Efficiency evaluation:  $1 - \frac{H_t - H_o}{H_t}$

$H_t$  = Hits triggered in digital buffer  
 $H_o$  = Hits on output



- VHDL test bench and Monte Carlo generator

# Strip Chip Architecture Simulations

## Conditions:

- **Trigger latency** 6  $\mu$ s
- **Trigger rate** 200 kHz. (SuperB nominal: 150 kHz)
- **Statistics:** Tens of *ms* of operation simulated ( $\rightarrow$  millions of hits)
- MC hit rate trimmed to **Layer 0 expected rates** with **x5 S.F.**
- **Time stamp resolution:** 30 ns (33 MHz BC clock)

## Results:

- **$\sim 100$  % efficiency** observed (digital only)
- Front buffers optimal depth: **32 hits**
  - Deeper front buffers  $\rightarrow$  higher rates/trig. latency handled
- Logical verification of the architecture **OK**

# Conclusions

## SuperB strip FE chip development:

- **2 front-end chips** under development with different analog characteristics, same digital architecture
- **Analog channel simulated:** shaping time reduction for some layers under evaluation to mitigate background impact
- **Digital readout architecture** mostly inherited from pixel R&D
- Addition of **dedicated FIFOs** as hit buffers during trigger latency
- Whole digital readout architecture simulated (VHDL) with Monte Carlo hit generator: **100% digital efficiency** achievable even for high Layer0 rates: **~1.5 MHz/strip including SF x5.**
- **Higher rates can be handled** increasing the **front buffer size.** (→ Higher throughput → higher number of lines and/or higher line-rate)
- FE chip **work completed for TDR**

## Next steps

- First FE chip submission with IBM 130 nm - Nov. 2012

**Thanks for your attention**

# Back Up Slides

# The SuperB SVT Collaboration

C. Avanzini<sup>a</sup>, G. Batignani<sup>a</sup>, S. Bettarini<sup>a</sup>, F. Bosi<sup>a</sup>, G. Calderini<sup>a</sup>, G. Casarosa<sup>a</sup>, M. Ceccanti<sup>a</sup>, R. Cenci<sup>a</sup>, A. Cervelli<sup>a</sup>, F. Crescioli<sup>a</sup>, M. Dell'Orso<sup>a</sup>, F. Forti<sup>a</sup>, P. Giannetti<sup>a</sup>, M.A. Giorgi<sup>a</sup>, A. Lusiani<sup>b</sup>, S. Gregucci<sup>a</sup>, P. Mammini<sup>a</sup>, G. Marchiori<sup>a</sup>, M. Massa<sup>a</sup>, F. Morsani<sup>a</sup>, N. Neri<sup>a</sup>, E. Paoloni<sup>a</sup>, M. Piendibene<sup>a</sup>, A. Profeti<sup>a</sup>, G. Rizzo<sup>a</sup>, L. Sartori<sup>a</sup>, J. Walsh<sup>a</sup>, E. Yurtsev<sup>a</sup>, M. Manghisoni<sup>c</sup>, V. Re<sup>c</sup>, G. Traversi<sup>c</sup>, M. Bruschi<sup>d</sup>, R. Di Sipio<sup>d</sup>, B. Giacobbe<sup>d</sup>, A. Gabrielli<sup>d</sup>, F. Giorgi<sup>d</sup>, G. Pellegrini<sup>d</sup>, C. Sbarra<sup>d</sup>, N. Semprini<sup>d</sup>, R. Spighi<sup>d</sup>, S. Valentinetti<sup>d</sup>, M. Villa<sup>d</sup>, A. Zoccoli<sup>d</sup>, M. Citterio<sup>e</sup>, V. Liberali<sup>e</sup>, A. Stabile<sup>e</sup>, F. Palombo<sup>e</sup>, L. Gaioni<sup>f</sup>, A. Manazza<sup>f</sup>, L. Ratti<sup>f</sup>, V. Speziali<sup>f</sup>, S. Zucca<sup>f</sup>, D. Gamba<sup>g</sup>, G. Giraudo<sup>g</sup>, P. Mereu<sup>g</sup>, G.F. Dalla Betta<sup>h</sup>, G. Soncini<sup>h</sup>, G. Fontana<sup>h</sup>, M. Bomben<sup>i</sup>, L. Bosisio<sup>i</sup>, P. Cristaudo<sup>i</sup>, D. Jugovaz<sup>i</sup>, L. Lanceri<sup>i</sup>, I. Rashevskaya<sup>i</sup>, L. Vitale<sup>i</sup>, G. Venier<sup>i</sup>

(a) Universita degli Studi di Pisa and INFN-Pisa, Italy

(b) Scuola Normale Superiore and INFN-Pisa, Italy.

(c) Universita degli Studi di Bergamo and INFN-Pavia, Italy.

(d) Universita degli Studi di Bologna and INFN-Bologna, Italy.

(e) Universita degli Studi di Milano and INFN-Milano, Italy.


(f) Universita degli Studi di Pavia and INFN-Pavia, Italy.

(g) Universita degli Studi di Torino and INFN-Torino, Italy.

(h) Universita degli Studi di Trento and INFN-Padova, Italy.

(i) Universita degli Studi di Trieste and INFN-Trieste, Italy.

# Silicon Vertex Tracker



## BaBar SVT

5 Layers of double-sided Si strip sensor  
 Low-mass design. ( $P_t < 2.7$  GeV)  
 Stand-alone tracking for slow particles.  
 97% reconstruction efficiency  
 Resolution  $\sim 15\mu\text{m}$  at normal incidence

**Design based on the 5-layer Babar SVT** ( $R > 3\text{cm}$ )

**BUT:**


1) Due to reduced beam **energy asymmetry** (7x4 GeV vs. 9x3.1 GeV) required an improved vertex resolution ( $\sim$ factor 2)

- **EXTRA Layer0 very close to IP** (@1.5 cm) with **low material budget** ( $< 1\%$   $X_0$ ) and **fine granularity** ( $50\mu\text{m}$  pitch)
- Layer0 area  $100\text{cm}^2$


2) Bkg levels depend steeply on radius

- Layer0 needs to be **fast and rad hard** ( $> 20 \times 5\text{ MHz/cm}^2$ ,  $> 3 \times 5\text{ MRad/yr}$ )

$B \rightarrow \pi \pi$  decay mode,  $\beta\gamma = 0.28$ , beam pipe  $X/X_0 = 0.42\%$ , hit resolution =  $10\mu\text{m}$




# Pixel digital architecture (PI)



**FAST-OR** logic




# Pixel digital architecture (PI)



**Hit extraction logic**



Cluster SVTHit Z/Phi Multiplicity2 on Svt Layer 0




h2_SvtL00_ClusterMultiplicity2_dZ_dPhi		
Entries	32985	
Mean x	1.659	
Mean y	1.796	
RMS x	1.48	
RMS y	1.89	
Integral	3.298e+04	
0	0	0
0	32985	0
0	0	0

*From Physical background simulations*

## cluster spread distribution

zeta/phi from physics simulations


Cluster SVTHit Z/Phi Multiplicity2 on Svt Layer 0



h2_SvtL00_ClusterMultiplicity2_dZ_dPhi		
Entries	32985	
Mean x	1.507	
Mean y	1.635	
RMS x	0.883	
RMS y	1.093	
Integral	3.221e+04	
0	249	172
0	32208	356
0	0	0

Zoom IN

Readout hit dispersion



out_spread	
Entries	68787
Mean x	100.1
Mean y	127.3
RMS x	57.47
RMS y	73.18

Simulated architecture:

few clustered events read out

# Simulation results

**2 MHz/strip : Layer 0**


buffer size	16	32	64
buffered hits	3.8 M	12.9 M	12.9 M
of which triggered	23363	76850	23363
output triggered hits	14679	76849	23363
triggered hit lost	8684	1	0
<b>Efficiency (%)</b>	<b>62.8</b>	<b>99.9987</b>	<b>100</b>

**760 kHz/strip : Layer 1**

buffer size	8	16	32
buffered hits	1.4 M	7 M	7 M
of which triggered	8748	28829	28829
output triggered hits	6788	28825	28829
triggered hit lost	1960	4	0
<b>Efficiency (%)</b>	<b>77.6</b>	<b>99.986</b>	<b>100</b>

# TOT counter bit number

Shaper linearity over the full signal dynamic range (15 MIPs) is assumed



# Uncertainty in the estimation of $t_0$

$$t_0 = t_{th} - t_{walk}$$

Layer	$t_p$ [ns]	$t_p/T_{CK,TOT}$	$f_{CK,TS}$ [MHz]	$\sigma_{walk}$ [ns]	$\sigma_{t_0}$ [ns]
0	25	4	30	1.6	9.8
1	100	4	30	6.2	11.4
2	100	4	30	6.2	11.4
3	200	4	30	12.5	15.8
4	500	4	30	31.2	32.6
5	1000	4	30	62.5	63.2

Actually  $\sigma_{walk}$  gets smaller for larger values of TOT, so better estimation of  $t_0$  could be obtained

Layer	Hit rate/strip [kHz]	Peaking time [ns]	Efficiency - random waveform generation	
			safety factor 5 included	no safety factor
0 - side 1	933	25	0.955	0.991
0 - side 2	937	25	0.967	0.994
1 - phi	853	50	0.943	0.989
		75	0.917	0.983
		100	0.889	0.979
1 - z	671	50	0.938	0.987
		75	0.908	0.981
		100	0.879	0.975

Layer	Hit rate/strip [kHz]	Peaking time [ns]	Efficiency - random waveform generation	
			safety factor 5 included	no safety factor
2 - phi	668	50	0.952	0.990
		75	0.927	0.985
		100	0.903	0.980
2 - z	667	50	0.941	0.988
		75	0.912	0.982
		100	0.881	0.976
3 - phi	580	100	0.877	0.975
		150	0.815	0.962
		200	0.765	0.948
3 - z	397	100	0.929	0.985
		150	0.896	0.978
		200	0.863	0.971