


# A FAST HARDWARE TRACKER FOR THE ATLAS TRIGGER SYSTEM



Volpi G.<sup>2,4</sup>; Andreani A.<sup>13,14</sup>; Andreatza A.<sup>13,14</sup>; Citterio M.<sup>13</sup>; Favareto A.<sup>13,14</sup>; Liberali V.<sup>13,14</sup>; Meroni C.<sup>13</sup>; Riva M.<sup>13,14</sup>; Sabatini F.<sup>13</sup>; Stabile A.<sup>13,14</sup>; Annovi A.<sup>2</sup>; Beretta M.<sup>2</sup>; Castegnaro A.<sup>2</sup>; Bevacqua V.<sup>1,3</sup>; Crescioli F.<sup>1,3</sup>; Francesco Cervigni; Dell'Orso M.<sup>1,3</sup>; Giannetti P.<sup>1</sup>; Magalotti D.; Piondibene M.<sup>1,3</sup>; Chiara Roda<sup>1,3</sup>; Sacco I.; Tripiccone R.<sup>7</sup>; Fabbri L.<sup>15,16</sup>; Franchini M.<sup>15,16</sup>; Giorgi F.<sup>15</sup>; Giannuzzi F.<sup>15,16</sup>; Lasagni F.<sup>15,16</sup>; Villa M.<sup>15,16</sup>; Zoccoli A.<sup>15,16</sup>; Lanza A.<sup>11</sup>; Negri A.<sup>12,11</sup>; Vercesi V.<sup>11</sup>; Bogdan M.<sup>4</sup>; Boveia A.<sup>4</sup>; Canelli F.<sup>4,10</sup>; Cheng Y.<sup>4</sup>; Dunford M.<sup>4</sup>; Ho Ling Li<sup>4</sup>; Kaply A.<sup>4</sup>; Kim Y. K.<sup>4,10</sup>; Melachrinou C.<sup>4</sup>; Shochet M.<sup>4</sup>; Tang F.<sup>4</sup>; Tang Jian<sup>4</sup>; Tuggle J.<sup>4</sup>; Tompkins, L.<sup>4</sup>; Webster J.<sup>4</sup>; Atkinson, Markus<sup>5</sup>; Cavaliere, Viviana<sup>5</sup>; Chang, Philip<sup>5</sup>; Kasten M.<sup>5</sup>; McCann A.<sup>5</sup>; Neubauer M.<sup>5</sup>; Hoff J.<sup>10</sup>; Liu T.<sup>10</sup>; Jamieson Olsen<sup>10</sup>; Penning B.<sup>4,10</sup>; Drake G.<sup>6</sup>; Proudfoot J.<sup>6</sup>; Zhang J.<sup>6</sup>; Blair R.<sup>6</sup>; Anderson J.<sup>6</sup>; Auerbach B.<sup>6</sup>; Blazey G.<sup>17</sup>; Kimura N.<sup>8</sup>; Yorita K.<sup>8</sup>; Sakurai Y.<sup>8</sup>; Mitani T.<sup>8</sup>; Iizawa T.<sup>8</sup>


<sup>1</sup>Sezione di Pisa, INFN, Pisa, Italy <sup>2</sup>Laboratori Nazionali, INFN, Frascati, Italy <sup>3</sup>Department of Physics, University, Pisa, Italy <sup>4</sup>Department of Physics and Enrico Fermi Institute, University, Chicago, Illinois, USA <sup>5</sup>Department of Physics, University of Illinois at Urbana-Champaign, Urbana, Illinois, USA <sup>6</sup>Argonne National Laboratory, Argonne, Illinois, USA <sup>7</sup>Argonne National Laboratory, Argonne, Illinois, USA <sup>8</sup>Department of Physics, University of Ferrara, Ferrara, Italy <sup>9</sup>Department of Physics, Waseda University, Waseda, Japan <sup>10</sup>Fermi National Accelerator Laboratory, Fermilab, Batavia, Illinois, USA <sup>11</sup>Sezione di Pavia, INFN, Pavia, Italy <sup>12</sup>Department of Physics, University of Pavia, Pavia, Italy <sup>13</sup>Sezione di Milano INFN, Milan, Italy <sup>14</sup>Department of Physics, University of Milan, Milan, Italy <sup>15</sup>Sezione di Bologna INFN, Bologna Italy <sup>16</sup>Department of Physics, University of Bologna, Bologna, Italy <sup>17</sup>Northern Illinois University <sup>18</sup>Department of Physics, University of Perugia, Perugia Italy

## The Challenge




The discovery potential of the ATLAS detector depends on the ability to identify rare events and reject background from pile-up of multiple p-p interactions. Tracking information is proved as a powerful tool for early rejection of pile-up background but the amount of information can be overwhelming.

## The Idea




The pattern matching can be parallelized with the use of special CAM-like memories, using parallel match-lines that compare the incoming hits with a list of physical pre-calculated patterns, using a coarser resolution



$$P_i = \sum_j C_{ij} \cdot x_j + q_i$$

In each found road the parameters of the track candidates can be calculated exploiting linearized constraints between the hit positions and helix parameters. Naturally parallel approach, well suited for modern FPGAs

## The ATLAS FTK Processor



The Fast Tracker processor is designed to read all the silicon layers of the Inner Detector (ID)

- 3 pixel layers, 4 when IBL will be included
- 4 paired SCT layers
- 64 independent  $\eta$ - $\phi$  towers, 512 parallel processing units

## Dual-output HOLA

The dual-output HOLA cards provide a copy of the ROD data to 2 channels (DAQ and FTK). Separated data-flow control for each channel. Production completed:



- All 270 cards produced and tested
- only 2 failures, both fixed
- 32 already installed within the DAQ system at and ready to test a small scale demonstrator (the Vertical Slice, VS) this summer

## Associative memory Board

The AM board contains 4 LAMB cards, 32 chips each.

Demanding:


- 100 A at 1.2 V
- 4 48V  $\rightarrow$  1.2V DC-DC converters
- About 2 kg for each AM board



## Data formatter and input mezzanine

The data coming from the HOLA cards are clustered by the FTK\_IM card. The Data Formatter (DF) has the responsibility to subdivide the data and send them to the appropriate  $\eta$ - $\phi$  tower. Advanced design stage based on ATCA crate with full-mesh backplane

### FPGA clustering algorithm




A specific clustering algorithm implemented in FPGA was developed. First prototype ready to be tested in the vertical slice this summer.

## Auxiliary card

The AUX card receives and stores the full resolution clusters from the DF and sends for each cluster a coarser resolution position, the super-strip, to the AM for the pattern matching. Only 8 out of 11 silicon tracking layers are used at this stage.

The card receives back the matched roads, restores the full resolution, and uses the linear calculation to discard roads without good candidate tracks.

## 2nd stage board




The 2nd stage board combines the track candidates found by the AUX card with the additional 3 SCT layers not used in the pattern matching. It improves the track quality and rejects a large number of fake tracks: from 40% of the 8 layers to less than 4%.

## FTK to Level 2 Interface Crate



The FLIC boards are in a dual-star ATCA crate to allow for additional trigger functionality. Each board is responsible for:

- Collecting the output from all the 2nd stage boards, both track parameters and hits
- ROS communication
- Monitoring functions
- Possibility to integrate local trigger algorithms or functions



## The FTK performance at high luminosity

- The FTK processor is an hardware system based on an extreme parallelization, composed by 512 processing units
- It performs tracking in the whole detector.
- It is capable of operating after each Level 1 accept, up to 100 KHz, with a latency less than 100  $\mu$ s at luminosity up to  $3 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$ .



- The FTK track quality allows to implementation of complex algorithms such as B- or tau-tagging, with quality comparable to the use of offline tracks.
- Integration with existing algorithms under study.
- Providing a complete list of tracks at the start of the HLT processing can allow use of algorithms that require full event tracking at high rate.
- The FTK frees up HLT resources allowing more complicated algorithms