



Contribution ID: 119

Type: **not specified**

FE chip readout architecture simulation in Bologna

Tuesday 13 December 2011 17:45 (15 minutes)

Presenter: GIORGI, Filippo Maria (BO)

Session Classification: Parallel II: SVT