



The LHCb Upstream Tracker: Operations and Performance in Run3

LH

Sara Cesare, on behalf of the LHCb UT collaboration Università degli Studi di Milano, INFN sezione di Milano



13/11/2024

SARA CESARE - WIFAI 2024

2

Run 3 goal: collect **more data** to improve the **physics** results \rightarrow L = 2 10³³ cm⁻² s⁻¹

Main limitation: L0 hardware trigger

BRAND NEW LHCB: software trigger, detector upgrade, change of readout electronics

The LHCb experiment



- 90% of the detector channels upgraded
- 100% replacement of readout electronics
- 100% new DAQ & online system @ collision rate

13/11/2024

3

Single-arm forward spectrometer

The LHCb experiment

Pseudorapidity range: $2 < \eta < 5$

Tracking system

Particle identification system





Peripheral

electronics

UTbV

UTaU

UTaX

66.8 mm

135 mm

UTbX

154 mm

173 mm

315 mm

Upstream Tracker (UT)

• Silicon strip detector

- 4 layers with vertical and stereo (+/- 5 deg) orientation
- divided in 2 sides: A-side and C-side

• organized in 68 staves





Upstream Tracker (UT)



Modules



- silicon micro strip sensors (A-Type: p-in-n; B-, C-, D-type: n-in-p)
- Hybrids: VERA (4 ASICs), SUSI (8 ASICs)
- Front-end ASIC (**SALT**) glued and bonded to hybrid flex
- Ceramic stiffener (PBN): good thermal conductivity and electrical insulation



Ghost rate reduction: factor 2 improvement, essential for the software trigger

Importance of UT in LHCb

- **Long lived particles reconstruction** decaying after the VELO (e.g. Λ , K^0_s)
- Track reconstruction: UT fundamental to improve the **momentum resolution** of Long tracks



Run 3 timeline

- November 2023: first data collected in the Global LHCb data taking during the lons run (Pb-Pb collisions).
- Spring 2024: commissioning of the settings for the Global data taking.
- Summer 2024: the UT detector has been included in both HTL1 and HLT2.
- Now: reached stable and efficient data taking with both proton and ion collisions.

- Firmware adjustments and FE parameter tuning were necessary to achieve this result.
- Looser ADC thresholds increase the overall efficiency but are a challenge for the data acquisition at high luminosity.

DAQ performance

the highest collision rates (mu).

nominal ADC thresholds

mu

pp reference run

Runs 309547-309618 Efficiency vs Global Chip ID UTaU

Very stable data taking and good efficiency during Run 3 pp reference run performed the last week of October 2024.

Monitoring plots of DAQ efficiency vs Chip • ID during the pp reference run at low energy and low luminosity.

Runs 309547-309618 Efficiency vs Global Chip ID UTaX

800

Heavy lon run

- Extremely stable data taking
- Very low rate of DAQ errors

Number of UT layers matched to a long track and the relative tracking efficiency

UT in HLT1 – Downstream tracks

- The new HLT1 downstream tracking is designed to reconstruct decays outside the VELO in HLT1 and has been running in Run 3 data-taking since October 2024.
- Downstream tracking will not be possible without UT in HLT1
- The algorithm reduces HLT1 throughput by approximately 9%, achieving 67.50 kHz per GPU, which meets the HLT1 requirement of over 60 kHz per GPU.

226.65 kHz Matching(Without UT) 202.56 kHz Matching(Without UT) + UT decoding 171.84 kHz Matching(Without UT) + UT decoding + Downstream 122.01 kHz Matching(Without UT) + Rest HLT1 107.08 kHz Matching(Without UT) + Rest HLT1 + UT decoding + Downstream 86.72 kHz Matching(Without UT) + Forward(With UT) + Rest HLT1 LHCb 82.93 kHz Matching(Without UT) + Forward(With UT) + Rest HLT1 + Downstream Simulation 100 50 150 200 300 350 250 400

Throughput in "NVIDIA RTX A5000" (kHz)

[LHCB-FIGURE-2023-028]

stituto Nazionale di Fisica Nuc

13/11/2024

UT in HLT1 – Downstream tracks

• Checking the mass distributions of the $\Lambda^0 \rightarrow p\pi^-$ and $K_s^0 \rightarrow \pi^+\pi^-$ decays can be used to benchmark the performance of Downstream tracking

CINFN stituto Nazionale di Fisica Nuclea

Matching with UT in HLT1 + HLT2

• The inclusion of UT in HLT1 and HLT2 has improved the physics performance of theLHCb experiment since it is important to improve the **momentum resolution** of Long tracks

LINFN Istitute Nazionale di Fisica Nucleare Conclusions

- After commissioning in spring 2024, UT detector joined physics data taking in summer and improved LHCb physics performance.
- Efficiency of UT detector was improved during 2024 data taking. Suitable UT configuration was found for the design luminosity (mu=5.3)
- The best UT performance was achieved for heavy ion physics and in related low-energy pp reference run.
- The presence of UT in the software trigger has highly improved the physics performance of the LHCb experiment.

Thanks for the attention!

PP collisions

- Very stable data taking and good efficiency during Run 3 pp reference run performed the last week of October 2024.
- Data acquisition stable even with tighter ADC threshold

Heavy lon run

- Extremely stable data taking
- Very low rate of DAQ errors

Silicon ASIC for LHCb Tracking

<u>(SALT):</u>

• **CMOS** 130 nm

technology

- 128 channels / ASIC
- 6 bit ADC / channel
- Digital Signal Processing (DSP): pedestal and common mode noise subtraction, zero-suppression, data formatting, spillover correction
- peaking time- 25 ns, S/№ 20, input C=12 pF, power dissipation/channel < 6mW

IN[127:0]:

inputs

x128

Periphery electronics processing interface (PEPI) to read out and control the detector:

- 24 backplanes
- 24 pigtail power breakout boards (P2B2s)
- 248 data and control boards (DCBs)

The **GBTx**, mounted on the DCBs, implements bidirectional **links** between the **detector** and the **counting room**

Stave:

- 99.5mm x 1640mm (width x length)
- carbon fiber structure with thermal and structural foam in between
- S-shaped titanium cooling pipe
- 4 Flex Cu- Kapton cables, power and data distribution
- Single stave can host 14 or 16 modules, on both sides

Little Nazlande di Fisica Naclare

• Readout of the detector possible with PCIe40 cards hosting

Intel Arria 10 FPGA: transforms the data from ASIC to PCIe format

• 5 flavours, design to cope with different occupancies and to minimize the cost

flavour= (#ASICs x #e-links)

GBT frame byte	13	12	11	10	9	8	7	6	5	4	3	2	1	0
4 x 3-eports			24-bit			24-bit		it	24-bit			24-bit		
2 x 3-eports			24-bit					2	24-bit					
2 x 4-eports			32-bit						32-bit					
2 x 5-eports			40-bit					40-bit						

Implemented to work in Non-zero-suppressed (NZS) and in Zero-suppressed (ZS) mode

