

**Finanziato** dall'Unione europea NextGenerationEU







# VHDL by Examples

Andrea Triossi – University of Padova – INFN Padova

# Hardware description

- Drawing a diagram of the hardware design (schematics)
- Textual description
	- Programming language that include explicitly the notion of time
	- Concurrent language
	- Implement the Register Transfer Level (RTL) of a circuit (not dependent on hardware technology but only dataflow between registers and logical operations)
	- Most widely used
		- Verilog
		- VHDL [VHSIC (Very High Speed Integrated Circuit) Hardware Description Language]

### VHDL basic structures

- entity: it is a black box where only the interface signals (ports) are described
- architecture: it describes the content of the box in terms of functionalities and/or structures of the circuits

**entity** And2 **is port** (x,y: **in** BIT; z: **out** BIT); **end entity** And2;

**architecture** ex1 **of** And2 **is begin**

```
z \leq x and y;
end architecture ex1;
```
**architecture** ex2 **of** And2 **is begin**  $z \leq 1'$  when  $x \leq y = "11"$  else  $\mathbf{1} \cap \mathbf{1}$ : **end architecture** ex2;

### VHDL instantiation

- Instead of directly describe the functionality, a more structured (hierarchical) description can be given
- Sub-blocks instantiation

```
entity comb_function is
 port (a, b, c : in BIT; z: out BIT);
end entity comb_function;
architecture expression of comb_function is
begin
```

```
z <= (not a and b) or (a and c);
end architecture expression;
```
#### VHDL instantiation

- Instead of directly describe the functionality, a more structured (hierarchical) description can be given
- Sub-blocks instantiation **entity** Or2 is

```
entity comb_function is
port (a, b, c : in BIT; z: out BIT);
end entity comb_function;
architecture netlist of comb_function is
 signal p, q, r : BIT;
begin
 g1: entity WORK.Not1(ex1) port map (a, p);
 g2: entity WORK.And2(ex1) port map (p, b, q);
 g3: entity WORK.And2(ex1) port map (a, c, r);
 g4: entity WORK.Or2(ex1) port map (q, r, z);
end architecture netlist;
```

```
port (x, y : in BIT; z: out BIT);
end entity Or2;
architecture ex1 of Or2 is
begin
 z <= x or y;
end architecture ex1;
entity Not1 is
port (x : in BIT; z: out BIT);
end entity Not1;
architecture ex1 of Not1 is
begin
 z <= not x;
end architecture ex1;
```
# Standard logic

'U' Uninitialized 'X' Forcing (i.e. strong) unknown '0' Forcing 0 '1' Forcing 1 'Z' High impedance 'W' Weak unknown 'L' Weak 0 'H' Weak 1 '-' Don't care



## ARTY A7

#### • Artix-7 FPGA

- XC7A100TCSG324-1
- 15,850 slices
- 4,860 Kbits BRAM
- 6 CMTs
- 240 DSP

#### • ARTY A7 board

- 1 USB-UART Bridge
- 4 Switches
- 4 Buttons
- 1 Reset Button
- 4 LEDs
- 4 RGB LEDs
- [Reference manual](https://digilent.com/reference/programmable-logic/arty-a7/reference-manual)
- [Constraints file](https://github.com/Digilent/digilent-xdc/blob/master/Arty-A7-100-Master.xdc)
- [Schematics](https://digilent.com/reference/_media/programmable-logic/arty-a7/arty-a7-e2-sch.pdf)



# LAB COMBINATORIAL

**ADIGILENT** 

BBB

- Elementary cell for adding two bits (binary digit)
- Extension to two n-bits numbers



$$
S_i = (A \overline{B} \overline{C} + \overline{A} B \overline{C} + \overline{A} \overline{B} C + A B C)_i
$$
  

$$
C_{i+1} = (A B \overline{C} + A \overline{B} C + \overline{A} B C + A B C)_i
$$

$$
S_i = (A \overline{B} + \overline{A} B)_i \overline{C_i} + (\overline{A} \overline{B} + A B)_i C_i = (A \oplus B)_i \oplus C_i
$$
  

$$
C_{i+1} = (A B + A C + B C)_i
$$

- Elementary cell for adding two bits (binary digit)
- Extension to two n-bits numbers



$$
S_i = (A \overline{B} \overline{C} + \overline{A} B \overline{C} + \overline{A} \overline{B} C + A B C)_i
$$
  
\n
$$
C_{i+1} = (A B \overline{C} + A \overline{B} C + \overline{A} B C + A B C)_i
$$
  
\n
$$
S_i = (A \overline{B} + \overline{A} B)_i \overline{C_i} + (\overline{A} \overline{B} + A B)_i C_i = (A \oplus B)_i \oplus C_i
$$
  
\n
$$
C_{i+1} = (A B + A C + B C)_i
$$

- Elementary cell for adding two bits (binary digit)
- Extension to two n-bits numbers



#### LAB RTL ADDER

**ADIGILENT** 

BOB

# Type conversions



#### • Adder in VHDL (with unsigned arithmetic)

**entity** NBitAdder **is generic** (n: NATURAL :=4);  **port** (A, B: **in** std\_logic\_vector(n-1 **downto** 0); Cin : **in** std\_logic; Sum : **out** std\_logic\_vector(n-1 **downto** 0); Cout: **out** std\_logic); **end entity** NBitAdder;

```
architecture unsigned of NBitAdder is
  signal result : unsigned(n downto 0);
  signal carry : unsigned(n downto 0);
  constant zeros : unsigned(n-1 downto 0) := (others => '0');
begin
 carry \leq (zeros & Cin);
 result \leq ('0' & unsigned(A)) + ('0' & unsigned(B)) + carry;
  Sum <= std_logic_vector(result(n-1 downto 0));
 Cout \le result(n);
end architecture unsigned;
```
#### • Adder in VHDL (with signed arithmetic)

**entity** NBitAdder **is generic** (n: NATURAL :=4);  **port** (A, B: **in** std\_logic\_vector(n-1 **downto** 0); Cin : **in** std\_logic; Sum : **out** std\_logic\_vector(n-1 **downto** 0); Cout: **out** std\_logic); **end entity** NBitAdder;

```
architecture signed of NBitAdder is
  signal result : signed(n downto 0);
  signal carry : signed(n downto 0);
  constant zeros : signed(n-1 downto 0) := (others => '0');
begin
 carry \leq (zeros & Cin);
 result \leq (A(n-1) & signed(A)) + (B(n-1) & signed(B)) + carry;
  Sum <= std_logic_vector(result(n-1 downto 0));
 Cout \le result(n);
end architecture signed;
```
# LAB ARITHMETIC ADDER

80

#### **Tristate**

- It is used for developing bidirectional connections
- A control line is used for putting the output in high-impedance
- Many data buses are usually tristate because they are used to link devices that can be both source and sink of information







#### **Tristate**

#### • Tristate in VHDL

```
entity tri_state_buffer_top is
 Port ( \vert : in STD_LOGIC;
  T : in STD_LOGIC; 
  O : out STD_LOGIC;
end tri state buffer top;
```

```
architecture Behavioral of tri_state_buffer_top is
begin
```

```
 O <= I when (T = '0') else 'Z';
end Behavioral;
```

```
architecture Primitive of tri_state_buffer_top is
begin
OBUFT_inst : OBUFT
   generic map (
    DRIVE \Rightarrow 12,
     IOSTANDARD => "DEFAULT",
     SLEW => "SLOW")
   port map (
     O => O, -- Buffer output (connect directly to top-level port)
     I => I, -- Buffer input
   T \Rightarrow T -- 3-state enable input
   );
```
**end** Primitive;



**ADIGILENT** 

BOB

# Multiplexer

- A Mux selects one signal among  $2^n$  ( $D_i$ ) thanks to  $n$  address lines ( $S_j$ )
- A Demux applies the inverse operation



# Multiplexer

• 4 to 1 multiplexer in VHDL

**entity** mux **is**

```
 port (a, b, c, d: in std_logic;
  s: in std_logic_vector(1 downto 0);
 y: out std_logic;
end entity mux;
```
**architecture** Behavioural **of** mux **is begin**

```
 y <= a when s = "00" else
        b when s = "01" else
       c when s = "10" else
       d when s = "11" else
        'X';
end architecture Behavioural;
```


#### Exercise

• Write a n-bit 1 to 4 demultiplexer of an n-bit input



#### Exercise

- Write a n-bit 1 to 4 demultiplexer of an n-bit input
- Extend the demultiplexer to a generic 1 to m demultiplexer



#### Exercise

- Write a n-bit 1 to 4 demultiplexer of an n-bit input
- Extend the demultiplexer to a generic 1 to m demultiplexer
- Instantiate it in synthesizable top module (n=3, m=4) and simulate it





• If both inputs are at 1, the circuit keep memory of the previous state





• Latch

- Flip-flop set-reset (S-R)
	- A synchronization input t is added
	- If t is not present the output doesn't change





$$
Q^{n+1} = (Q \overline{S} \overline{R} + S \overline{R})^n = (S + Q \overline{R})^n
$$
  
 
$$
S R = 0
$$

- Flip-flop J-K
	- It removes the forbidden state

$$
Q^{n+1} = \left(Q\,\overline{J}\,\,\overline{K} + J\,\overline{K} + \overline{Q}\,J\,K\right)^n = \left(Q\,\overline{K} + \overline{Q}\,J\right)^n
$$



- Flip-flop D
	- Only one input



#### • D Flip-flop in VHDL

```
entity RisingEdge_DFlipFlop is
  port(
   Q : out std logic;
    Clk :in std_logic; 
   D :in std logic
  );
end RisingEdge_DFlipFlop;
```
**architecture** Behavioral **of** RisingEdge\_DFlipFlop **is begin process**(Clk) **begin if**(**rising\_edge**(Clk)) **then**  $Q \leq D$ ; **end if**; **end process**; **end** Behavioral;

#### VHDL sequential

- Usually, all the assignments and instantiations in VHDL are concurrent
- Sequential statements can be used in sub-program (procedure and function) or processes

```
entity priority is
    port (a: in std_logic_vector(3 downto 0);
       y: out std_logic_vector(1 downto 0);
       valid: out std_logic);
end entity priority;
architecture Concurrent of priority is
begin
y <= "11" when a(3) = '1' else
       "10" when a(2) = '1' else
       "01" when a(1) = '1' else
       "00" when a(0) = '1' else
       "00";
 valid \leq 1' when a(0) = '1' or a(1) = '1'or a(2) = '1' or a(3) = '1' else
          \mathbf{1} \cap \mathbf{1}:
end architecture Concurrent;
```

```
architecture Sequential of 
priority is
begin
 process (a) is
 begin
  if a(3) = '1' then
 y \leq w 11";
  valid \leq '1';
  elsif a(2) = '1' then
 y \leq 10";
  valid \leq '1';
  elsif a(1) = '1' then
 y \leq w 01";
  valid \leq '1';
  elsif a(0) = '1' then
  V \leq W \leq Wvalid \leq '1';
   else
  y \leq w \leq 00";
  valid \leq '0';
   end if;
 end process;
end architecture Sequential;
```

```
architecture Sequential2 of 
priority is
begin
process (a) is
begin
valid \leq '1';
  if a(3) = '1' then
  y \leq w 11";
  elsif a(2) = '1' then
  v \leq 10";
  elsif a(1) = '1' then
  y \leq w 01";
   elsif a(0) = '1' then
  V \leq W 00";
   else
  valid \leq '0':
  y \leq w \leq 00";
   end if;
 end process;
end architecture Sequential2;
```
# VHDL sequential

- Usually, all the assignments and instantiations in VHDL are concurrent
- Sequential statements can be used in sub-program (procedure and function) or processes



# VHDL sequential

- Usually, all the assignments and instantiations in VHDL are concurrent
- Sequential statements can be used in sub-program (procedure and function) or processes



# LAB MEMORY ELEMENTS

- 67

## Sequential circuits

• Usually, memory elements are controlled by logic functions



• Examples are counters, shift registers…

## Counter

- Design a 4-bit counter
- $A^{n+1} = \boxed{A}$  $\boldsymbol{n}$
- $B^{n+1} = \boxed{AB + AB}$  $\boldsymbol{n}$
- $C^{n+1} = [C(\overline{A} + \overline{B}) + \overline{C}AB]$  $\overline{n}$
- $D^{n+1} = [D(\overline{A} + \overline{B} + \overline{C}) + \overline{D}ABC]$

 $\overline{n}$ 

• 4 FFs and 4 LUTs



#### Counter

• Counter in VHDL

```
architecture Behavioral of Counter is 
signal count : unsigned(3 downto 0) :=(others => '0');
begin 
  process(Clk, count)
  begin
    if(rising_edge(Clk)) then
     count \le count + 1;
    end if; 
  end process; 
 O <= std_logic_vector(count);
end Behavioral;
```
# Shift register

- It is used to shift a signal
- Its design can be obtained by the sequential table
- Without feedback can be used to access in parallel to a serial data or to serialize a parallel data
- Each cell can have a multiplexer to choose if shifting the bit or loading a new bit





# Shift register

• Shift register in VHDL

```
sreg : process(clk, rst)
begin
  if (rst='1') then
   r_data <= (others=>(others=>'0'));
  elsif (rising_edge(clk)) then
  r\_data(0) \leq i\_data; for i in 1 to r_data'length-1 loop
   r_{\text{data}}(i) \leq r_{\text{data}}(i-1);
   end loop;
  end if;
end process;
```
# Attributes



# LAB SEQUENTIAL CIRCUITS

 $\overline{\theta}$ 

# Extended counter

- Goal: make a counter able to increase by one/three or decrease by one/three depending on a control
	- $+1/+3/-1/-3$  modes
	- Use the leds as counter display
	- Generate internally a control that periodically change
- Simulate
- Implement
	- Upload the bitstream here [http://fpgatrio.zapto.org](http://fpgatrio.zapto.org/)



**ADIGILENT** 

BOB

# Memory

- It can be seen as an array of FF
- A decoder is used for addressing the data raw
- A tristate allows read/write operation
- Memory size = data width x 2<sup>address width</sup>
- Random Access Memory (RAM)
	- If Read Only is called ROM
	- It can contain a truth table -> It implements any combinatorial function
- Synchronous RAM can be easily synthetized in FPGA



# Memory

#### • RAM in VHDL

```
architecture Behavioral of ram_ent is 
 type ram type is array (31 downto 0)
     of std_logic_vector (3 downto 0); 
  signal RAM : ram_type; 
  signal read_a : std_logic_vector(4 downto 0); 
begin
```

```
process (clk) 
  begin 
   if rising_edge(Clk) then 
    if (we = '1') then 
     RAM(to_integer(unsigned(a))) <= di; 
    end if; 
    read a \le a;
   end if; 
  end process; 
  do <= RAM(to_integer(unsigned(read_a))); 
end Behavioral;
```


# State machine

- A general schema for functions that control sequential logic take into account external signals  $C$  and produce control signals  $P$ 
	- Mealey state machine: P is function of C and Q
	- Moore state machine: P is only function of Q
- Moore outputs are synchronous



# VHDL state machine

- There are several ways of encoding a state machine
	- One process (clocked process with a case statement)
	- Two processes (clocked process for changing state, combinatorial process for setting outputs)
	- Three processes (clocked process for changing state, combinatorial process for next state choice, combinatorial process for setting outputs)
- Other combinations of processes are also allowed
- Just a coding style

#### VHDL state machine

• One process state machine

**process**(Clk) **is begin if rising\_edge**(Clk) **then if** Rst = '1' **then** State  $\le$  = S0; Dout <= Value0; **else**

 **case** State **is when** S0 => **if** Condition0 **then** State  $\le$  = S1; Dout <= Value1; **end if**; **when** S1 => **if** Condition1 **then** State  $\leq$  50; Dout <= Value0; **end if**; **when others** => Dout <= Value0; State  $\leq$  50;  **end case**;  **end if**;  **end if**; **end process**;

#### VHDL state machine

#### • Two processes state machine

**process**(Clk) **is begin if rising\_edge**(Clk) **then if** Rst = '1' **then** State  $\le$  = S0; **else** State <= NextState; **end if**; **end if**; **end process**; **process**(State, Condition0, Condition1) **is**

**begin** NextState <= State;

 **case** State **is when** SO => Dout <= Value0;  **if** Condition0 **then** NextState <= S1; **end if**; **when**  $S1 \Rightarrow$  Dout  $\leq$  Value1;  **if** Condition1 **then** NextState <= S0; **end if**; **when others** => Dout <= Value0; NextState <= S0;  **end case**;  **end if**;  **end if**; **end process**;



# FSM detecting sequences

- Design two FSMs
	- 1. Johnson counter
	- 2. Blink each full sequence of the first
- Simulate
- Implement
	- Upload the bitstream here

[http://fpgatrio.zapto.org](http://fpgatrio.zapto.org/)



