# **RD50-MPW4: Design and preliminary evaluation results**

Eva Vilella

On behalf of many people (special thanks to Uwe Kraemer, Bernhard Pilsl, Sam Powell, Helmut Steininger, Chenfan Zhang and Sinuo Zhang for providing material; see next slide for full collaborators list) University of Liverpool vilella@hep.ph.liv.ac.uk



#### **Collaborating institutes** Institut de Física CENTRE DE PHYSIQUE DE PARTICULES DE MARSEILL d'Altes Energies FONDAZIONE EXCELENCIA SEVERO OCHOA CPPN Institute of High Energy Physics **BRUNO KESSLER** Jožef Nik hef **Stefan** Institute Instituto de Física de Cantabria **UNIVERSITY** OF BIRMINGHAM Universitat de Barcelona UNIVERSITÄT BONN Carleton University EN 2 Lancaster 258 University UNIVERSITY OF FRPOOL

UK Research and Innovation

2

#### **Motivation**

#### Generic R&D programme

- To boost the performance of High Voltage CMOS pixel sensors
- In terms of radiation tolerance, timing resolution and pixel size



## **RD50-MPW chip series**





**IVERPOC** 

#### RD50-MPW3

- Main goals
  - To extend the number of pixels in the active matrix to perform advanced measurements (e.g. test beams)
  - On-chip in-pixel column drain digital readout electronics (FE-I3 style)
  - On-chip digital periphery for effective pixel configuration and fast data transmission



#### RD50-MPW3

- Chip contents
  - Matrix of depleted CMOS pixels with FE-I3 style readout
    - 64 x 64 pixels
    - 62  $\mu$ m x 62  $\mu$ m pixel area
    - Analogue and digital readout embedded in the sensing area
    - Double column scheme to alleviate routing congestion and minimise crosstalk
  - Digital periphery
    - 32 EOCs, with 32-events 24-bit FIFOs
    - 128-events 32-bit TX FIFOs
    - I2C protocol, Wishbone bus and one LVDS link
  - Simple chip rings
  - Tests structures (several advanced chip rings, e-TCT, DLTS)
- Fabrication
  - Chip fabricated on standard, 1.9 k $\Omega$ ·cm and 3 k $\Omega$ ·cm wafers (150 nm HV-CMOS LFoundry)
  - Topside biasing only is possible



UK Research and Innovation

6

#### RD50-MPW3 – Test beam

- Methods and results
  - Where DESY (4.2 GeV)
  - When July 2023
  - DUT RD50-MPW3, un-irradiated and irradiated samples
    - V\_HV = 90 V
    - V\_TH = 200 mV
    - Fluence = 1E14  $n_{eq}/cm^2$
  - DAQ Caribou
  - Trigger 2-scintillators via AIDA2020-TLU
  - Telescope Adenium (6 Alpide planes)
  - Analysis Corryvreckan
- Results
  - High noise half matrix was ignored
  - Average chip efficiency ~98.3% (before irradiation)



UK Research and Innovation



## **Towards RD50-MPW4 – Power and ground domains**



- Simulated analogue output signals of pixels from different locations
  - Left The pixel matrix and readout periphery share the same digital power and ground
  - **Right** The digital power and ground of the pixel matrix and periphery are separated



#### Towards RD50-MPW4 – Rings in RD50-MPW3 V1

- Guard ring types
  - V1 old design: n+p GR, large space between n-ring and GR1
  - V2 based on V1: deep n-well replaces standard n-well at GR
  - V3 based on V2: large overhang
  - V4 based on V1: chamfer corner
  - V5 based on V1 & V2: reduced n-well depth from inner to outer GR









m

7.6

### Towards RD50-MPW4 – Rings in RD50-MPW3

Guard ring types

Edge region

p+

p-bulk

Edge region

**V**2

V1 old design: n+p GR, large space between n-ring and GR1

GR3

GR3

- V2 based on V1: deep n-well replaces standard n-well at GR
- V3 based on V2: large overhang
- V4 based on V1: chamfer corner

GR4

GR4

DNW

Field-Plate

GR5

V5 based on V1 & V2: reduced n-well depth from inner to oute

GR2

p-stop

pixel

pixel

n-ring

n-ring

GR1







UK Research and Innovation

КŁ

V1 V3

V2 V5



#### RD50-MPW4

- Main goals
  - To further improve the current-to-voltage-characteristics
    - Much higher V\_BD (and much higher radiation tolerance)
    - New chip ring frame (was a test structure in RD50-MPW3)
    - Chip substrate biasing with topside edge contacts or backside contacts
  - To achieve low-noise by separating the digital in-pixel and digital peripheral power and ground domains
  - To reduce the size of the digital periphery
  - To fix small design bugs from previous chip



#### RD50-MPW4

- Chip contents
  - Matrix of depleted CMOS pixels with FE-I3 style readout
    - 64 x 64 pixels
    - 62  $\mu$ m x 62  $\mu$ m pixel area
    - Analogue and digital readout embedded in the sensing area
    - Double column scheme to alleviate routing congestion and minimise crosstalk
  - Digital periphery
    - 32 EOCs, with <u>16-events</u> 24-bit FIFOs
    - <u>64-events</u> 32-bit TX FIFOs
    - I2C protocol, Wishbone bus and one LVDS link
  - Advanced chip rings
  - Tests structures (e-TCT, DLTS)
- Fabrication
  - <u>Chip fabricated on 3 kΩ·cm wafers</u> (150 nm HV-CMOS LFoundry)
  - One wafer with topside biasing only, two wafers allow backside biasing as well

22.02.2024 – TREDI 2024 @ Torino – Eva Vilella

## 64 × 64 PIXEL MATRIX PERIPHERY 5.4 mm −

#### Delivered in January '24 (topside biased) and February '24 (backside biased)



#### **Process and sensor cross-section**

#### 150 nm HV-CMOS LFoundry

- P-substrate/DNWELL sensing junction
- Pixel readout electronics embedded inside DNWELL
- CMOS electronics in sensing diode & isolated from DNWELL with PSUB





## **Pixel electronics**

#### **Analogue readout**

**Digital readout** 



- Column drain architecture (FE-I3 style)
- Electronics to
  - Mask noisy pixels (MASK)
  - Possibility to pause digitisation of new hits until readout is complete (FREEZE)
  - 8-bit SRAM shift register for serial configuration
    - Pixel-trimming to compensate for threshold voltage variations (4-bits)
    - Flag to mask noisy pixels (1-bit)
    - Signals to enable/disable calibration circuit (1-bit), SFOUT (1-bit), COMPOUT (1-bit)







#### **RD50-MPW4 – I-V measurements, topside biased**

- First set of samples without backside processing were received first (W8)
  - Substrate biased to high voltage from top side
  - Thinned to 280 µm
  - Probe station with needles, in darkness and at room T



UK Research and Innovation

LIVERPOOL

16

#### **RD50-MPW4 – DAQ based on Caribou**





- Xilinx Zynq-7000 SoC board
  ZC706 (ZC702 possible too)
- Control and Readout (CaR) board

NIKHEF

- Provides common services
- Custom chip board
  - Provides chip specific features





( and more sites currently getting ready )





#### **RD50-MPW4 – Qualitative noise studies**

- RD50-MPW3 Reminder: Noise started at approximately V\_TH = 350 mV
- RD50-MPW4
  - Measurements done with full matrix enabled, readout for 10 secs
  - Pixels not calibrated (VPTRIM = 0x24 and trimDAC set to 7 for all pixels)
  - V\_TH = 60 mV  $\rightarrow$  few noisy pixels start firing (rest of matrix still calm)



V TH = 60 mV

UK Research and Innovation

ЪК

18

#### **S-curves measurements**

- Method
  - Scan injection voltage in 5 mV steps
  - 100 injections per step
  - Fit data (to "logistic function")
    - yFit(x)
  - From yFit(x) = 50
    - evaluate x ... VT50
  - From yFit(x1) = 16, yFit(x2) = 84
    - Noise = x2 x1
  - For conversion from voltage to charge injection capacity of 2.8 fF used



19

X

UK Research and Innovation

#### **RD50-MPW4 – Unbiased chip, uncalibrated pixels**



UK Research and Innovation

LIVERPOOL

КĶ

20

#### **RD50-MPW4 – Biased chip @ 200 V, uncalibrated pixels**



UK Research and Innovation

LIVERPOOL

21

КĬ

#### RD50-MPW4 – Biased chip @ 200 V, calibrated pixels



UK Research and Innovation

22

КŢ

#### **RD50-MPW4 – Evaluation plan**

- Laboratory measurements
  - I-V measurements
    - Study V\_BD, I\_LEAK and their dependence with temperature
  - Edge TCT measurements
    - Study dependence of depletion depth with V\_HV
  - Active pixel matrix
    - Identify optimised DAC settings for matrix bias block
    - Trade-off between pixel performance and power consumption
    - Pixels calibration and parameter extraction (gain, noise)
    - Charge collection efficiency
- Test beam @ DESY in April (TB22)
- Irradiation campaign
  - − NIEL → N-fluence: 1E14, 3E14, 1E15, 3E15, 1E16, 3E16  $n_{eq}$ /cm<sup>2</sup>
  - TID  $\rightarrow$  Evaluate pixel performance up to meaningful dose
- Evaluate unirradiated and irradiated samples, topside and backside biased samples



#### **Summary**

- RD50-MPW4 is a HV-CMOS pixel chip designed to have lower noise and high radiation tolerance achieved through high V\_BD and backside biasing.
- The chip has been fabricated and delivered.
- The preliminary measurements suggest that the chip works according to design specifications.
- Evaluation plan will progress in the coming months.
- Irradiation campaign and test beam have been booked.



#### Acknowledgements

- This work has been partly performed in the framework of the CERN-RD50 collaboration.
- It has received funding from the European Union's Horizon 2020 Research and Innovation programme under grant agreement 101004761 (AIDAinnova).



## **Back up slides**

22.02.2024 – TREDI 2024 @ Torino – Eva Vilella



LIVERSITY OF

### **RD50-MPWx chip series – Overview**

Parameter	RD50-MPW1	RD50-MPW2	RD50-MPW3	RD50-MPW4
Device size [mm x mm]	5 x 5 <sup>(1)</sup>	3.2 x 2.1	5.1 x 6.6	5.4 x 6.3
Pixel matrix size	40 x 78	8 x 8	64 x 64	64 x 64
Pixel size [μm x μm]	50 x 50	60 x 60	62 x 62	62 x 62
P-n spacing [µm]	3	8	8	8
In-pixel electronics	Analogue Digital	Analogue	Analogue Digital	Analogue Digital
Output data	Pixel address Time-stamp	Binary	Pixel address Time-stamp	Pixel address Time-stamp
Digital periphery	78 EOCs 2 LVDs lines	8 EOCs	32 EOCs, with 32-events 24-bit FIFOs 128-events 32-bit TX FIFOs I2C Wishbone bus 1 LVDs line	32 EOCs, with 16-events 24-bit FIFOs 64-events 32-bit TX FIFOs I2C Wishbone bus 1 LVDs line



UNIVERSITY OF

LIVERPOOL

#### **RD50-MPWx chip series – Overview**

Parameter	RD50-MPW1	RD50-MPW2	RD50-MPW3	RD50-MPW4
Chin guard ring frame	Nono	1 n-ring	1 n-ring	1 n-ring
Chip guard ring frame	None	6 p-rings	6 p-rings	5 n-/p-rings
Substrate biasing	Through p-stop	Through p-stop	Through p-stop contacts	Through chip edge or
	contacts	contacts		backside
		Standard	Standard	
Substrate resistivity	0.5 - 1.1	0.2 – 0.5	Januaru 1 O	Standard
[kΩ·cm]	1.9	1.9	1.9	3
		3	3	
Device thickness [µm]	280	280	280	280
V <sub>BD</sub> [V]	56	120	120	500 <sup>(2)</sup>
l <sub>LEAK</sub> [μΑ/pixel]	1	1E-4	1E-6	1E-6 <sup>(2)</sup>
Depletion depth [µm]	118	110	Not tested	Fully depleted <sup>(2)</sup>
ENC [mV]	50	2	< 140, > 50	50 <sup>(2)</sup>
Efficiency [%]	Not tested	Not tested	> 98	> 99 <sup>(2)</sup>

<sup>(2)</sup>Anticipated values for RD50-MPW4



## **Digital periphery**

- End-Of-Column (EOC) architecture
  - FIFO stores hit data (LE TS, TE TS and ADDR)
  - FSM reads double column
  - Token mechanism to determine which EOC is read out
- Readout
  - Pixel is read out immediately after hit (if FIFO is not full)
  - CU reads EOCs sequentially
  - Data stored temporarily in TX FIFO
  - Data TX unit with LVDS port @ 640 Mbps CONTROLUNIT
- Slow control
  - Based on I2C protocol for external communication using internal Wishbone bus



UK Research and Innovation

К¥

29

#### **RD50-MPW3 – I-V measurements**

- Measurement using probe station with needles
- V\_BD > 120 V (V\_BD > 300 V in RD50-MPW4)
- I\_LEAK per pixel in pA range before breakdown





#### **RD50-MPW4 – Unbiased chip, calibrated pixels**



UK Research and Innovation

КĶ

31

UNIVERSITY O

LIVERPOOL