

UNIVERSITÉ DE GENÈVE

FACULTÉ DES SCIENCES Département de physique nucléaire et corpusculaire



Test Results of the Monolithic ASIC for the Upgraded Preshower Detector of the FASER Experiment at the LHC

CHIARA MAGLIOCCA on behalf of the FASER Preshower Upgrade Team

TREDI 2024, Turin

Outline



Introduction: FASER Experiment

2

Preshower Upgrade: the Monolithic Silicon Pixel ASIC

3

Tests and Results on the Pre-production Chip



THE FASER EXPERIMENT



The FASER Experiment at LHC



ForwArd Search ExpeRiment

 Designed to search for light and weakly-interacting particles (LLPs) + study the interactions of high-energy neutrinos (FaserNu)



- Muons and neutrinos only exception
- FASER can probe Axion-Like-Particles (ALPs) model













Two Photon signal



HIGH XY GRANULARITY



The FASER Pre-shower Detector Upgrade

Main Challenge: Independent measurement of two very collimated high energy photons before the calorimeter

Current preshower:

2 layers of tungsten (1X0) + scintillating detectors → no XY granularity



The upgrade:

- High granularity/high dynamic range pre-shower based on monolithic silicon pixels sensors
- Discriminate TeV scale electromagnetic showers
- Targeting data-taking during last year of LHC Run 3 and HL-LHC



Pre-shower Upgrade Design

- 6 detector planes
- 6X₀ of tungsten in total
- One plane of **monolithic Si-pixel sensors** after each tungsten layer

2*(1.70 X₀ of W + Si plane) + 4*(0.65 X₀ of W + Si plane)

More tungsten in the first two layers to force early photon conversion









20.02.2024



























45

40

35

30<u>ᢕ</u>

Charge 52 Charge

15

10

5

0

62











20.02.2024

THE MONOLITHIC PIXEL ASIC



The Sensor



Monolithic active pixel sensor

- 130 nm SiGe BiCMOS technology (SG13G2 by IHP microelectronics)
- High-resistivity (220 Ω cm) substrate, about 130 μ m thickness
- Hexagonal 65 μm side pixels integrated as triple well; 80fF pixel capacitance
- High dynamic range for charge measurement (0.5 ÷ 65 fC)
- Ultra fast readout with no digital memory on-chip (to minimize dead area)
- Local analog memories to store the charge in pixel





Main specifications				
Pixel Size	65 μm side (hexagonal)			
Pixel dynamic range	0.5 ÷ 65 fC			
Cluster size	O(1000) pixels			
Readout time	< 200 μs			
Power consuption	< 150 mW/cm ²			
Time resolution	< 300 ps			

In between an imaging chip and a HEP detector Final Production Chip submitted in May 2023

20.02.2024

Chiara Magliocca | TREDI 2024





 Chip size: 2.2 x 1.5 cm² with matrix of 208x128 pixels (26'624 pixels in total)







- Chip size: 2.2 x 1.5 cm² with matrix of 208x128 pixels (26'624 pixels in total)
- 13 Supercolumns (SC)







- Chip size: 2.2 x 1.5 cm² with matrix of 208x128 pixels (26'624 pixels in total)
- 13 Supercolumns (SC)
- Each Supercolumn has 8
 Superpixels (SP) (16x16 pixels)







- Chip size: 2.2 x 1.5 cm² with matrix of 208x128 pixels (26'624 pixels in total)
- 13 Supercolumns (SC)
- Each Supercolumn has 8
 Superpixels (SP) (16x16 pixels)
 - Analog multiplexer
 - 4-bit flash ADC
 - \circ 3 fast-OR lines
 - Local bias circuit
 - Programming logic to mask pixels







- Chip size: 2.2 x 1.5 cm² with matrix of 208x128 pixels (26'624 pixels in total)
- 13 Supercolumns (SC)
- Each Supercolumn has 8
 Superpixels (SP) (16x16 pixels)
- and 1 Digital Line (40 $\mu m)$







- Chip size: 2.2 x 1.5 cm² with matrix of 208x128 pixels (26'624 pixels in total)
- 13 Supercolumns (SC)
- Each Supercolumn has 8
 Superpixels (SP) (16x16 pixels)
- and 1 Digital Line (40 $\mu m)$
- **Periphery** (I/O and arbitrary logic) with dead area
 - 720 μm on the readout side
 - 270 µm for the guard ring







- Chip size: 2.2 x 1.5 cm² with matrix of 208x128 pixels (26'624 pixels in total)
- 13 Supercolumns (SC)
- Each Supercolumn has 8
 Superpixels (SP) (16x16 pixels)
- and 1 Digital Line (40 μm)
- **Periphery** (I/O and arbitrary logic) with dead area
 - 720 μm on the readout side
 - 270 μm for the guard ring
- Dead area < 5%













Pixel Circuitry

Row 0 right Charge measured per-pixel, simultaneously for different superpixels Row 0 Hit above threshold generates a signal that is sent to the periphery via fast-OR left A charge proportional to the TOT is stored into the pixel's analog memory PIXEL_7 PIXEL_0 to ADC Analogue Bias circuit memory **SIGNAL** Signal **COPY 2** hit or no detector Amp signal driver Discr Amplified Memory control signal **SIGNAL** threshold mask Cal pulse COPY 1 in pixel in digital column out[1] out[3] out[0] out[2] fast-OR-odd fast-OR-even out[5] out[4] out[7] out[6] to TDC to TDC



Pixel Circuitry

Charge measured per-pixel, simultaneously for different superpixels

Hit above threshold generates a signal that is sent to the periphery via fast-OR

- A charge proportional to the TOT is stored into the pixel's analog memory
- After a configurable delay, the readout starts supercolumn after supercolumn





TESTS ON THE PRE-PRODUCTION CHIP



Wafers received in June 2022, tested in the laboratory

- I-V characteristics measured at probe station
- Charge response scrutinised with ¹⁰⁹Cd and IR laser
- Stress-tests for digital electronics and readout

Reticle: 2.4 x 1.5 cm² 53 reticles per wafer Thickness 300 μm



CHIP @ probe station





Pre-production ASIC



20.02.2024

Chiara Magliocca | TREDI 2024



Aim of the measurements:

- Test sensitivity to small charges
- Identify the best Front-End working point
- Study the **gain** and **ENC** mismatch

¹⁰⁹Cd has three peaks of emission:

- 22.1 keV (around 1 fC)
- 25 keV (around 1 fC)
- 88 keV (around 4 fC)

plus Auger electrons at low energy

Measurement principle:

- Threshold scan to measure the hit rate and build the S-curve
- Fit the S-curve to obtain the gain and ENC

The idea is to identify two different working points:

- First two planes of the preshower where we aim to be more sensitive to smaller charges
- <u>Rest of the planes</u>, in which we have more charge deposited per pixel: be sensitive to smaller charges is not a priority





WP: **Small charges** sensitivity *preamplifier current* = 0.714 μA

WP: **Large charges** sensitivity *preamplifier current* = 1.268 μA





Fitting function:

- Exponential function modeling Auger electrons
- Two gaussian error functions describing emissions from the two close-by peaks of emission



DE GENÈVE Tests with ¹⁰⁹Cd source: gain and ENC





FACULTÉ DES SCIENCES

Tests with the 1060nm IR Laser: TOT Mismatch





Aim of the measurements:

- Test the mismatch in measured charge pixel-to-pixel
- The charge is measured through TOT of the induced signal, a difference in gain pixel-to-pixel can cause mismatch

Measurement principle:

- Measuring TOT via fast-OR signal on the oscilloscope
- Varying per-pixel injected charge via laser attenuation

The injected charge as a function of the chosen laser intensity was calibrated using the internal ASIC testpulse

Measurement of the TOT as a function of the injected charge for same pixels probed with the 109Cd source



Large mismatch on the pre-production chip from amplifier response









Tests on the ADC Response

Aim of the measurements:

 Characterize the mismatch of the full electronic chain, mostly analog MUX and ADC

Measurement principle:

 Study of the chip response for different value of injected charge



Increasing injected charge via testpulse

Mismatch can be compensated with an offline calibration procedure



• Goal of the charge calibration: from the digitized data information, reconstruct the charge the particle deposited in each pixel





Ideal case in which all pixels have the same response and same saturation point

Our logarithmic response



• Goal of the charge calibration: from the digitized data information, reconstruct the charge the particle deposited in each pixel,





- Mismatch in TOT response of the amplifier
- Mismatch on voltage saturation value in analog memory
- Mismatch on threshold voltages of the flash ADC

Each pixel has its own calibration curve, describing its ADC response



 Goal of the charge calibration: from the digitized data information, reconstruct the charge the particle deposited in each pixel, considering the response of each pixel





- Mismatch in TOT response of the amplifier
- Mismatch on voltage saturation value in analog memory
- Mismatch on threshold voltages of the flash ADC

Each pixel has its own calibration curve, describing its ADC response



• **Goal of the charge calibration**: from the digitized data information, reconstruct the charge the particle deposited in each pixel, considering the response of each pixel









Q = 14 fC injected





Q = 32 fC injected





Q = 51 fC injected







- A new preshower detector is being developed for the FASER experiment at the LHC
 - Enabling the discrimination of ultra-collimated TeV diphoton events from LLP decays
 - 130 nm SiGe BiCMOS Technology MAPS designed and developed at the University of Geneva, with support from KIT and CERN
 - Targeting installation in December 2024 and data-taking during last year of LHC Run 3 and HL-LHC



- A new preshower detector is being developed for the FASER experiment at the LHC
 - Enabling the discrimination of ultra-collimated TeV diphoton events from LLP decays
 - 130 nm SiGe BiCMOS Technology MAPS designed and developed at the University of Geneva, with support from KIT and CERN
 - Targeting installation in December 2024 and data-taking during last year of LHC Run 3 and HL-LHC
- Pre-production chip delivered in June 2022
 - Minor bugs have been identified and corrections have been implemented in the production chip
 - Some tests with respective results have been presented, but many more have been done (time limitation)
 - A paper on the characterization of the pre-production chip will be published soon



- A new preshower detector is being developed for the FASER experiment at the LHC
 - Enabling the discrimination of ultra-collimated TeV diphoton events from LLP decays
 - 130 nm SiGe BiCMOS Technology MAPS designed and developed at the University of Geneva, with support from KIT and CERN
 - Targeting installation in December 2024 and data-taking during last year of LHC Run 3 and HL-LHC

• Pre-production chip delivered in June 2022

- o Minor bugs have been identified and corrections have been implemented in the production chip
- Some tests with respective results have been presented, but many more have been done (time limitation)
- A paper on the characterization of the pre-production chip will be published soon

• Final production chip submitted in May 2023

- Expected delivery: end of February 2024
- Test beam at SPS (CERN) planned for August 2024

The FASER Collaboration





FASER Collaboration Members

Henso Abreu (Technion), John Anders (CERN), Claire Antel (Geneva), Akitaka Ariga (Chiba/Bern), Tomoko Ariga (Kyushu), Jeremy Atkinson (Bern), Florian Bernlochner (Bonn), Tobias Boeckh (Bonn), Jamie Boyd (CERN), Lydia Brenner (NIKHEF), Franck Cadoux (Geneva), Roberto Cardella (Geneva), Dave Casper (UC Irvine), Charlotte Cavanagh (Liverpool), Xin Chen (Tsinghua), Andrea Coccaro (INFN), Sergey Dmitrievsky (JINR), Monica D'Onofrio (Liverpool), Yannick Favre (Geneva), Deion Fellers (Oregon), Jonathan Feng (UC Irvine), Carlo Alberto Fenoglio (Geneva), Didier Ferrere (Geneva), Stephen Gibson (Royal Holloway), Sergio Gonzalez-Sevilla (Geneva), Yuri Gornushkin (JINR), Yotam Granov (Technion), Carl Gwilliam (Liverpool), Daiki Hayakawa (Chiba), Shih-Chieh Hsu (Washington), Zhen Hu (Tsinghua), Peppe Iacobucci (Geneva), Tomohiro Inada (Tsinghua), Luca Iodice (Geneva), Sune Jakobsen (CERN), Hans Joos (CERN), Enrique Kajomovitz (Technion), Hiroaki Kawahara (Kyushu), Alex Keykan (Royal Holloway), Felix Kling (DESY), Daniela Köck (Oregon), Umut Kose (CERN), Rafaella Eleni Kotitsa (Geneva), Susanne Kuehn (CERN), Thanushan Kugathasan (Geneva), Helena Lefebvre (Royal Holloway), Lorne Levinson (Weizmann), Ke Li (Washington), Jinfeng Liu (Tsinghua), Jack MacDonald (Mainz), Chiara Magliocca (Geneva), Josh McFayden (Sussex), Andrea Pizarro Medina (Geneva), Matteo Milanesio (Geneva), Theo Moretti (Geneva), Mitsuhiro Nakamura (Nagoya), Toshiyuki Nakano (Nagoya), Friedemann Neuhaus (Mainz), Laurie Nevay (Royal Holloway), Ken Ohashi (Bern), Hioki Rokujo (Nagoya), Elisa Ruiz Choliz (Mainz), Jorge Sabater-Iglesias (Geneva), Osamu Sato (Nagoya), Paola Scampoli (Bern), Kristof Schmieden (Mainz), Matthias Schott (Mainz), Anna Sfyrla (Geneva), Savannah Shively (UC Irvine), Yosuke Takubo (KEK), Noshin Tarannum (Geneva), Ondrej Theiner (Geneva), Eric Torrence (Oregon), Svetlana Vasina (JINR), Benedikt Vormvald (CERN), Di Wang (Tsinghua), Eli Welch (UC Irvine), Stefano Zambito (Geneva)

The development and construction of the W-Si pre-shower of the FASER experiment was funded by the Swiss National Science Foundation (SNSF) under the FLARE grant 20FL21-201474 at the University of Geneva. Additional financial contributions from KEK, Kyushu University, Mainz University, Tsinghua University and the Heising-Simons Foundation are also acknowledged







Thank you !

Chiara Magliocca chiara.magliocca@unige.ch

List of publications on the Preshower Upgrade:

- The FASER Detector 0 arXiv: 2207.11427: Accepted for publication in JINST
- The FASER W-Si High Precision Preshower Technical Proposal 0 CERN-LHCC-2022-006
- Measurements and analysis of different front-end configurations for 0 monolithic SiGe BiCMOS pixel detectors for HEP applications F. Martinelli et al 2021 JINST 16 P12038





BACKUP SLIDES

Energy resolution



Energy resolution

For 500 GeV photons



Motivations for a new pre-shower detector



H. Abreu et al. "The FASER W-Si High Precision Preshower Technical Proposal" CERN-LHCC-2022-006 ; LHCC-P-023 https://cds.cern.ch/record/2803084

Discovery potential for ALP

• Enables measurements:

- Axion-Like-Particles (ALP) produced via aWW coupling
- LLP with neutral pions in the final state
- Neutrino background suppression

Reinforces measurement:

- Dark photon and other LLPs decaying into charged fermions
- LLP with charge and neutral pions in the final state

Detector requirement: Discriminate photons down to 200 μm separation to exploit the full potential of the experiment

The FASER Small Prototype Chip (2021)

F. Martinelli et al. 2021 *J. Inst.* **16** P12038 <u>https://doi.org/10.1088/174</u> 8-0221/16/12/P12038

<u>Purpose</u>

study **different level of INTEGRATION OF THE FRONT-END** electronics inside the sensitive area of the pixels

Final aim

identify the BEST FRONT-END CONFIGURATION for the preproduction chip of the FASER Pre-shower (submitted in June 2021)

$200~\mu m$ x 50 μm PIXELS

shape to reduce the electric field at the edge of the sensitive areas

Tested in 2021 2 superpixels 16x4 pixels each



Small Prototype: Front-end Configurations

First chip prototype tested in 2021

- \circ designed to study different levels of integration of the front-end electronics
- o simultaneous goals: minimize dead area and routing capacitance, maximize stability



F. Martinelli et al.

2021 J. Inst. 16 P12038

Small Prototype: Results and Comments

F. Martinelli et al. 2021 *J. Inst.* **16** P12038 <u>https://doi.org/10.1088/174</u> 8-0221/16/12/P12038

- All front-end system in Pixel
 - Driver in Pixel, discriminator outside
- Everything in Pixel, featuring an inverting stage.
- Only pre-amplifier in Pixel
- All front-end system outside

Configuration	$\sigma_{v} [\mathrm{mV}]$	G_c [mV/fC]	ENC [e ⁻]	$\sigma_{V_{th}} [\mathrm{mV}]$
All f.e. outside pixel	4.2 ± 0.2	159 ± 1.0	165 ± 9	32.3
Only pre-amp. in pixel	2.5 ± 0.1	96.8 ± 0.5	161 ± 9	26.9
All f.e. in pixel, inv. stage	6.9 ± 0.5	179 ± 1.0	241 ± 19	30.8
Pre-amp. and driver in pixel	3.8 ± 0.2	133.7 ± 0.6	178 ± 9	23.4
All f.e. in pixel	5.4 ± 0.4	148 ± 1.0	228 ± 20	27.1

Last two configurations represent a good compromise between *comptacness* and *performance*: adopted for the pre-production prototype

Monolithic Pixel ASIC: Sensor



Super-pixel Architecture



- Charge needs to be measured for each pixel: acts as an imaging device.
- Data is stored on the capacitor in each pixel and converted on the fly with a flash ADC at the output of a 256-to-1 MUX.
- The capacitor is charged with a constant load current during the TOT.
- The **same ADC** will poll all pixels in a Super Pixel (SP) and convert them as needed.



Super-column Architecture

- Super-column (SC) logic: mask the pixels, generates the test-pulse (TP), drives the analog MUX, handles readout and communication with the periphery.
- SC are read out only if they register a hit.
- SC level **frame-based** solution for readout logic in the periphery.





Chiara Magliocca | TREDI 2024

ASIC Structure and Readout



- A copy of the signal exit **IMMEDIATELY** the pixel through the FASTOR
- Each FASTOR send a signal to the perifery to start the READOUT
- To be sure we collected the charge entirely, the **perifery waits a bit before starting the READOUT**
- Readout time max 200 µs
- If in a super-pixel zero FASTOR are active, zero bit are sent to the periphery (optimization)

Di-photon Signal Energy Distributions



Signal Routing and Crosstalk Suppression

 Signal routed in a shielded bus to minimize crosstalk between neighboring pixels





Amplification Stage

- Since we want to measure high charges we • convert the charge information to Time Over Threshold
- For different charges, if the charge increases also • the TOT increases but not linearly (almost logarithmic relation)
- Saturation at 64 fC (intrinsic saturation of the • pixel)



Simulation data

Memory Control and Analog Memories



- When signal returns below threshold, memory is disconnected and left floating until read by the flash ADC
- o Current leakage even if the switch is opened
- \circ It takes 200 µs to degradate the memory value of 30 mV (= 1 bin of our ADC)

After 200 μ s we still measure something but we are less precise



Di-Photon Reconstruction Efficiencies

