


The **MONOLITH** project: towards **picosecond timing** with monolithic silicon

Giuseppe Iacobucci — Université de Genève



UNIVERSITÉ
DE GENÈVE



Swiss National
Science Foundation



European Research Council
Established by the European Commission


The **MONOLITH** Project



European Research Council
Established by the European Commission

Funded by the H2020 ERC Advanced grant 884447,
July 2020 - June 2025

Our recipe for
picosecond timing
with silicon:



Giuseppe Iacobucci
• project P.I.

Thanushan Kugathasan
• Lead ASIC design
• Analog electronics

Leonardo Cecconi
• ASIC design
• Digital electronics

Stefano Zambito
• Laboratory tests
• Data analysis

Jordi Sabater Iglesias
• Detector simulation
• Laboratory tests

Matteo Milanesio
• Laboratory tests
• Data analysis

Antonio Picardi
• ASIC design
• Analog electronics

Rafaella Kotitsa
• Sensor simulation
• Data analysis

Carlo Alberto Fenoglio
• Digital electronics
• ASIC test

Lorenzo Paolozzi
• Sensor design
• Analog electronics

Roberto Cardella
• Sensor design
• Analog/Dig electronics

Mateus Vicente
• System integration
• Laboratory tests

Chiara Magliocca
• Laboratory tests
• Data analysis

Théo Moretti
• Laboratory tests
• Data analysis

Jihad Saidi
• Laboratory tests
• Data analysis

Luca Iodice
• Analog electronics
• ASIC test

Andrea Pizarro Medina
• Data analysis
• Laboratory tests

Ivan Semendyaev
• Data analysis
• Laboratory tests

Didier Ferrere
• System integration
• Laboratory tests

Yannick Favre
• Board design
• RO system

Sergio Gonzalez-Sevilla
• System integration
• Laboratory tests

Stéphane Débieux
• Board design
• RO system

Main research partners:

Roberto Cardarelli
INFN Rome2 & UNIGE

Marzio Nessi
CERN & UNIGE

Holger Rücker
IHP Mikroelektronik

Matteo Elviretti
IHP Mikroelektronik

Funded by:



The **MONOLITH** Project



European Research Council
Established by the European Commission

Selection of results that I will show today:

1. the **2022 prototype WITHOUT GAIN LAYER**,

- ▶ testbeam **efficiency** and **time resolution** for proton irradiation up to **1×10^{16} 1MeV n_{eq}/cm^2**
 - ➔ *JINST 18 P03047 (2023), JINST 19 P01014 (2024)* + **preliminary results** presented here
- ▶ time resolution vs. signal amplitude with a **femtosecond laser** to extract Landau noise
 - ➔ *ArXiv:2401.01229* – accepted by JINST

2. the **PicoAD**: the **proof-of-concept**, and the **first batch of prototypes**


- ➔ *JINST 17 P10032 (2022), JINST 17 P10040 (2022)* + **preliminary results** presented here

All ASICs were produced in the **130nm SiGe BiCMOS SG13G2** process by




innovations
for high
performance
microelectronics






Leibniz-Institut für
innovative Mikroelektronik



2022 prototype no gain layer






Monolithic prototypes in SiGe BiCMOS (without internal gain layer)


2016	2017	2018	MONOLITH prototype 1 2020	MONOLITH prototype 2 2022
				
200ps	110ps	50ps	36 ps	20 ps
<ul style="list-style-type: none">• 1 mm² pixel• Discriminator	<ul style="list-style-type: none">• 30 pixels 500x500μm²• 100ps TDC +I/O logic	<ul style="list-style-type: none">• Hexagonal pixels 100μm and 200μm pitch• Discriminator output	<ul style="list-style-type: none">• Hexagonal pixels 100μm pitch• 30ps TDC + I/O logic• 4 analog channels	<ul style="list-style-type: none">• Evolution of 2020 prototype• improved electronics• 50μm epitaxial layer (350Ωcm)


evolution of 2020 prototype

- Same matrix configuration as prototype1, but
 - ▶ **Substrate:** $50\Omega\text{cm}$ → $350\Omega\text{cm}$ epilayer, $50\mu\text{m}$ thick on low-res ($1\Omega\text{cm}$)
 - ➔ smaller pixel capacitance
 - ➔ depletion $23\mu\text{m}$ → $50\mu\text{m}$
 - ➔ larger voltage plateau
 - ➔ that allows operating sensor with V_{drift} saturated everywhere
 - ▶ **Preamplifier and driver voltage decoupled**
 - ➔ was limiting optimal amplifier operation
 - ➔ was creating cross-talk; removed
 - ▶ **Optimised FE layout, differential output**, high-frequency cables
 - ➔ better rise time (600ps → 300ps)





⁵⁵Fe measurements in cleanroom:




Risetime (20%–80%) \approx 350 ps

ENC \approx 100 e⁻



SPS testbeam in 2023 with 120 GeV/c pions to measure **efficiency** and **time resolution**




UNIGE FE-I4 telescope to provide spatial information ($\sigma_{x,y} \approx 10 \mu\text{m}$)

Two MCPs ($\sigma_t \approx 5 \text{ ps}$) to provide the timing reference



We performed a **very simple analysis** of the data taken with the **analog channels**:

1. **Linear interpolation** of oscilloscope samplings (25ps)
2. Time Of Arrival taken at **50% of signal height**
3. **No further time-walk correction applied**




Radiation hardness

with the MONOLITH prototype2 without gain

Total of 40 analog pixels studied

Radiation tolerance studies in collaboration with **KEK** and **IHP** colleagues.

8 samples of MONOLITH prototype2 were irradiated with **protons** in Japan **up to $1 \times 10^{16} n_{eq}/cm^2$**



Radiation tolerance studies in collaboration with **KEK** and **IHP** colleagues.



8 samples of MONOLITH prototype2 were irradiated with **protons** in Japan **up to $1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$**

7 out of the 8 irradiated boards had **damaged voltage regulators: bypassed** with wire bonds


Three unirradiated boards.
(CERN testbeam results
already published in [JINST 18 \(2023\) P03047](#))

Board Name	Fluence [1 MeV $\text{n}_{\text{eq}}/\text{cm}^2$]
M23	$2 \cdot 10^{13}$
M22	$9 \cdot 10^{13}$
M21	$6 \cdot 10^{14}$
M19	$6 \cdot 10^{14}$
M18	$3 \cdot 10^{15}$
M17	$3 \cdot 10^{15}$
M16	$1 \cdot 10^{16}$
M15	$1 \cdot 10^{16}$
M06	not irradiated – for comparison
M05	not irradiated – for comparison
M07	not irradiated – for comparison


Very good news:
even after $1 \times 10^{16} n_{eq}/cm^2$ the ASICs work
although signals are clearly degraded



Preliminary



- Unirradiated:
Efficiency = 99.9% at HV = 120V
- $1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$:
Efficiency = 99.6% at HV = 300V
(higher HV still to be exploited)



Preliminary

MONOLITH prototype 2 - no gain layer


After $1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$:

Efficiency = 99.6%

with a threshold at $7 \sigma_V$

Noise Hit Rate

increases by a factor of 5




Preliminary


★ $1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$:
45 ps at 300 V

□ Unirradiated:
20 ps at 200 V

at $0.9 \text{ W}/\text{cm}^2$




MONOLITH prototype 2 (2022) - no gain layer




Large
plateau vs. HV

MONOLITH prototype 2 - no gain layer **Preliminary**




New working point for irradiated boards and **lower temperature**, provide even better time resolutions than old working point :

- ▶ 30 ps at $\sim 0.13 \text{ W/cm}^2$
- ▶ 20 ps at $\sim 1 \text{ W/cm}^2$




Laser measurements



sensor without gain



Measurement with a **laser** with a jitter of **100 fs**
(repetition frequency = **80 MHz**)




Laser Measurement



Time coincidence between two of our samples:


- ➔ “**Reference**” receiving always large laser pulse producing 17k electrons ($\sigma_t = 2.7$ ps)
- ➔ “**DUT**” receiving variable laser power, to study the performance vs. amplitude



Laser Measurement

Laser Measurement


MONOLITH prototype2 (2022) - no gain layer



Our prototype “Reference”:

$\sigma_t = 2.7 \text{ ps}$ with 17k e⁻ (5–6 mips)


MONOLITH prototype2 (2022) - no gain layer




Our prototype “DUT”:

with max 11k e⁻ (≈4 mips)

MONOLITH prototype2 (2022) - no gain layer






Laser Measurement

Laser Measurement (preliminary)

MONOLITH prototype2 (2022) - no gain layer




The bands estimate the charge-collection ("Landau") noise

The **MONOLITH** Project



European Research Council
Established by the European Commission

Results with PicoAD prototypes (with gain layer)




PicoAD:

Multi-Junction Picosecond-Avalanche Detector©


with continuous and deep gain layer:

- De-correlation from implant size/geometry
→ **high pixel granularity and full fill factor**
(high spatial resolution and efficiency)
- Only small fraction of charge gets amplified
→ **reduced charge-collection (Landau) noise**
(enhance timing resolution)


© G. Iacobucci, L. Paolozzi and P. Valerio. Multi-junction pico-avalanche detector;
European Patent EP3654376A1, US Patent US2021280734A1, Nov 2018




Wafer-production procedure:



Monolithic prototypes with SiGe BiCMOS (IHP 130nm SG13G2) without internal gain layer



In 2022 : **proof-of-concept**
monolithic prototype
with internal gain layer
(using 2020 masks)



PicoAD
special wafers
produced internally by IHP
(not optimised yet)



X-rays from ^{55}Fe radioactive source:


- ▶ mainly ~ 5.9 keV photons
- ▶ point-like charge deposition

We found a **double-peak spectrum**

- ▶ photon absorbed in **drift region**
 - ➔ **holes** drift through gain layer & multiplied
 - ➔ **first peak** in the spectrum
- ▶ photon absorbed in **absorption region**
 - ➔ **electrons** through gain layer & multiplied
 - ➔ **second peak** in the spectrum

Gain measured: ~ 20 for ^{55}Fe
(corresponding to ~ 60 for a m.i.p.)







99.9% for all power consumptions

17 ps at 2.7 W/cm²
30 ps at 0.4 W/cm²


PicoAD proof-of-concept prototype (2022)



PicoAD proof-of-concept prototype (2022)





Pixel surface divided in 5 radial areas:





Time resolutions: **13 ps** at the pixel center
25 ps at the pixel edge

New prototypes devised to improve this dependence.




Monolithic prototypes with SiGe BiCMOS (without internal gain layer)



Monolithic prototypes
with internal gain layer:

PicoAD version (proof-of-concept) **PicoAD** version (received: **Jan. 2024**)
17 ps


Wafer	1 st epi thickness [μm]	2 nd epi thickness [μm]	Dose
3	3	15	3
			3.5
			4
4	3	25	3.5a
			3.5b
			4.75
5	3	25	4
			4.5
			5
6	5	15	3
			3.5
			4
7	5	25	4
			4.5
			5





15 different flavours produced;
in 4 geometries

Looked already at 3 flavours (out of 15)

The detectors work:










^{55}Fe measurements

Charge-space effects limit e^- gain,
see JINST 17 P10032 (2022)




^{90}Sr measurements





Testbeam at CERN scheduled in May

Monolithic prototypes with SiGe BiCMOS (without internal gain layer)




Monolithic prototypes with internal gain layer:

PicoAD version (proof-of-concept) **PicoAD** version (received: **Jan. 2024**)
17 ps

- New prototype: pixels with **50 μ m pitch**
 - ▶ smaller capacitance
- **improved FE electronics**
 - ▶ same timing performance with **4-times less power/channel**
 - ▶ 3 different configurations:
 - ➔ analog output with FE in pixel
 - ➔ analog output with FE off pixel
 - ➔ discriminated output with FE and discriminator in pixel
 - ▶ **reduced inter-pixel distance** from 10 μ m to 6 μ m to maintain time resolution at pixel edges
- Back from foundry in June 2023
 - ▶ testbeam at CERN SPS late August 2023; analysing data
 - ▶ PicoAD version to be submitted in 2024


prototype 3 (2023)




Our monolithic prototype ASIC **without gain** produced in SiGe BiCMOS provided:

- ▶ Not irradiated: **Efficiency = 99.8%** and **time resolution = 20 ps**
- ▶ **$1 \times 10^{16} n_{eq}/cm^2$** : **Efficiency = 99.6%** and **time resolution = 45 ps (200 → 300V)**
- ▶ **Laser** measurement: **down to 2.7 ps.**

This performance was obtained **without gain layer**



SiGe BiCMOS is a serious candidate for future 4D trackers (and much more)



The **PicoAD[©]** sensor works (JINST 17 (2022) 10 P10032 ; JINST 17 (2022) 17 P10040)

Testbeam of the monolithic **proof-of-concept** ASIC provided:

- ▶ **Efficiency = 99.9 %** including inter-pixel regions
- ▶ **Time resolution $\sigma_t = (17.3 \pm 0.4)$ ps**
13 ps at center and **25 ps** at pixel edge
(although sensor not yet optimized for timing)

New **PicoAD** prototypes optimised for timing back from foundry in **January 2024**.
The prototypes work. Lab measurements going on.