

SVT- Status

1st SuperB Collaboration Meeting QMUL (UK) - September 15 2011



Giuliana Rizzo

Universita' & INFN Pisa



G. Rizzo



SVT Status – London Sept 15 2011

•

•

SVT Strategy

SVT Baseline

- Striplets in Layer0 @ R~1.5 cm
- > 5 layers of silicon strip modules (extended coverage w.r.t BaBar)

> Main activities:

- LayerO striplets:
 - module design (quite complex in a very crowded region)
 - evaluate performance in high background
- Front-end chips for striplets/strips need to be developed
- Engineering design of the full detector
- Upgrade LayerO to thin pixel for full luminosity run
 - more robust against background occupancy
 - SVT Mechanics will allow a quick access/removal of LayerO
 - Several pixel options still open & under development: R&D continue in 2012 after TDR → decision on pixel technology in 2013
 - 1. CMOS MAPS: continue R&D on readout speed and rad hardness
 - 2. Hybrid Pixels: FE chip 50x50 um pitch and R&D to reduce material < 1% XO.
 - 3. Pixel 3D with Vertical Integration: can we access this technology in a (time) reliable and stable way?

SVT Testbeam @CERN next week



- Thanks to S. Bettarini for the organization
- Several pixel structures and striplets on test



•New flexibility implemented in DAQ system (Bologna) to test all the different DUT's

•Analysis team (PI+BO+MI) is getting the new code ready

•More robust movable table (Torino)

DAQ electronics (M. Villa)

- 2 EDRO boards
- 6 Strip modules
 - (4 triggering + 2)
- 2 DUTs module

New DUT EPMC firmware developed for this Test Beam



•5 new telescope modules with FSSR2 readout built in Trieste to a have a 3+3 telescope configuration.



Front-end chip for strip/striplets

- Clearer definition of the requirements for strip modules in the last months
- Need to develop 2 new chips since existent chips do not match all the requirements : analog info, high rates in inner Layers (2 MHz/strip in LO) & short shaping time (25-100ns), long shaping time (0.5-1 us) in Layers 4-5

Current Plan presented at INFN referees:

- Develop fast (LO-L3) and slow (L4-5) channels
- Adapt readout architecture developed for pixel for strip readout chips.
- Full VHDL sim, of the chips for TDR (PV/PI/BO)
- For real chip development/construction new manpower on board.

<u>Responsibility</u>:

- Analog Front-end: fast channels for LO-L3 (PV/BG), slow channels L4-L5 (MI)
- Control Logic-in strip (PI)
- Readout architecture (BO)
- Auxiliary blocks (All groups + blocks developed from CERN IBM 130 nm)

Readout chip for strips



SVT Parallels



L.Ratti - PV DUTLINE Microstrip front-end processor · design features · first simulation results · Monolithic pixels in INMAPS CMOS technology · general features · layout characteristics · 3D analog front-end for hybrid pixels

Fast front-end block diagram

Simulation results available for a preliminary version of the charge preamplifier (I_D =500 μA)

design modification for p-on-n sensors



Equivalent noise charge

Results obtained with ideal RC²-CR shaper and ideal bias network



SVT Status - London Sept, 15 2011

Front-end chip for strip/striplets (II)

- First evaluation of noise performance for all layers done
- Some optimization still needed



Layer	С _D [pF]	available † _p [ns]	selected t _p [ns]	ENC from R _s [e rms]	ENC [e rms]	Channel width [µm]	Hit rate/ strip [kHz]	Efficiency 1/(1+N)
0	11.2	25, 50, 100, 200	25	220	740	3000	1400	0.92
1	26.7		100	460	940		430	0.90
2	31.2		100	590	1100		244	0.94
3	34.4		200	410	940		191	0.91
Δ	52.6	400, 600, 800, 1000 (or 500 and 1000)	500	490	1000	9000	18	0.98
4			600	440	940			0.97
	67.5		800	560	1090			0.98
5			1000	500	1030		12	0.97

RC²CR shaping, I_D=500 μA, L=200 nm, N-channel input device,

• Efficiency (due to analog dead time) is underestimated.

Need to use correct energy deposited/strip now available fisher
 back. simulation

Milestones for chip development:

- 2012: first test structures 2x64 (Fast & slow) channels, auxiliary blocks
- 2013: first fully operational prototype chips 2x128 channels
- 2014: production run

L.Ratti

First APSEL MAPS with INMAPS process submitted

- high- Ω epilayer available for improved charge collection and radiation hardness!
- 4th well (deep Pwell), below nwells for in-pixel logic, is used to avoid charge collection in competition with sensing electrode.

Prototype chip (submitted end of July)

In 3x3 matrices all the analog outputs are available and an injection capacitor is connected to the central pixel





Update on activities in Bologna

- LO strip readout circuit upgrade
- INMAPS submission.

F. Giorgi - BO

- Test Beam Sept. 2011
 - **Revised Architecture Design Flow for INMAPS** submission

High level simulation (C++) of MAIN features of a readout chip: Preliminary Toy Monte Carlo

L1 simulation: 687 kHz/strip

Inefficiency sources: Analog peaking time and limited buffer size.





Update on activities in Strasbourg

I. Ripp-Baudot - Strasbourg

• A first double-sided ladder equipped with 12 MIMOSA 26 sensors (0.35 μ m) has been constructed and will be tested on beam at CERN in November 2011 (PLUME project).



PLUME ladder

- A first submission of a sensor in a 0.18 μm technology will be done in October 2011.
- Strasbourg and Frankfurt organised last week a "Workshop on system integration of highly granular and thin vertex detector" :

http://indico.cern.ch/conferenceDisplay.py?confld=144152

This workshop has served to exchange experiences and to search for synergies between the different vertex detector projects as carried out for example at CBM, STAR, ALICE, ILC, eIC and PANDA experiments.

• We continue to perform simulations of different geometries, studying the differences of performances with single- and double-sided layers. This is done up to now in the specific frame of the ALICE vertex detector upgrade, but conclusions may be used also for the SuperB vertex detector. We mainly investigate the improvement on pointing resolution and momentum reconstruction by using the mini-vector approach (correlating hits between the 2 sides of the double-sided layer).

• The final sensor for the STAR vertex detector (ULTIMATE, a 2x2 cm² sensor) has been validated and constructed, and integration is underway by STAR.

SVT Status - London Sept, 15 2011

Update on activ

F. Wilson - RAL

ARACHNID R&D project on MAPS pixel recently submitted by UK groups Generic

Arachnid Work Packages

- > 1) MAPS Device characterisation
 - Test stand setup
 - Detailed characterization
 - Laser tests
 - o Gain calibration with radioactive sources
- > 2) Radiation Hardness and test beams
 - Alpha, beta and gamma irradiation
 - DESY/CERN test beams
- > 3) Advanced MAPS operation
 - Thin detector development
 - Cryogenic Operation
 - High Magnetic Field operation
 - Surface Coatings

> 4) Sensor design for real-world applications ready for fabrication.

- SuperB
- ALICE

G. Rizzo

J.J. Velthuis University of Bristol, HH Wills Physics Laboratory, Bristol, BS8 1TL

D. Evans, M. Krivda University of Birmingham, Edgbaston, Birmingham, B15 2TT

J.P. Crooks, R. Turchetta, F.F. Wilson, Z. Zhang STFC Rutherford Appleton Laboratory, Chilton, Didcot, Oxon, OX11 0QX

R.C. Lemmon, I.H. Lazarus STFC Daresbury Laboratory, Warrington, Cheshire, WA4 4AD

April 28, 2011

Generic R&D program.

Targets: SuperB, ALICE upgrade and T2K upgrade €500k requested for 15 month programme. Decision was made mid-July but still not announced!

- Characterization of several
 MAPS chips (already
 produced for other
 applications) will give
 important information on the
 technology.
- The design of a MAPS chip with SuperB specs can be done during this R&D project:
 - no funding for chip prototype production.

Update on SVT Mechanics F. Bosi- Pisa

Layer0 design with striplets revised and L1-L5 module design started





sensors

-position of HDI nearer of 3-4 mm to the LO sensor 2) Move the Be pipe flanges forward in z of about 10-12 mm in order to reduce radial LO HDI position

3) Position at larger radius L1-2 (+ 5-10 mm) 🛛 😬

with L1-L2 sensors.

pipe flanges



Shielding layout







Conclusion

F. Bosi- Pisa

INFN

SVT Engineering situation

1) QM Engineers started to work on the items they agree to cover (space/ frame and support cone)

2) N.1 Young engineer will begin (October 1st) his work in Pisa (planned to work on the jig and features design for SVT Modules prototype production)
3) N.1 Engineer at 50% will be operative beginning of next year at INFN Milan to work on trans. Card support and cooling

-A significant acceleration in the engineering design is expected in the next months due to the larger number of engineers involved.

*Priority on the baseline design (strplets+L1-5) and to eliminate the conflict with layer 1-2

* Works on pixel prototype modules has lower priority until TDR is ready * Quick demounting procedure and IR layout , are still strongly depending on beam pipe dimension definition , W shielding dimension, criostat and QDO design, etc. but anyway one engineering proposal has to be presented to the Tech. Board as soon as possible

* Work on TDR mechanical chapter has started G. Rizzo SVT Status - London Sept, 15 2011

Update on activities in Milano

M. Citterio - Milano



Search of other than CERN commercial partner for Fanout (for strip) production is still ongoing:

- Italian company will build a first prototype first quarter of 2012
- New contact with USA firm initiated.

HDI prototyping will start in October Encoder IC Specs linked to FE chip finalization Rad-hard serializer choice Copper tail: lenght vs data transfer

- \rightarrow Z properties mostly
- → End of year
- → Still LOC1, ongoing
- →tests are progressing

Update on background simulation

R. Cenci - Maryland

C. Stella - Trieste

- Strip detail implemented in Bruno by R. Cenci for a more accurate rate calculation.
- Very useful contribution from Trieste in the last months on background studies.
- After Elba Riccardo and Carlo were in touch to cross check their results and get more solid background estimates.
- Fair agreement now



Rates from pairs production (Elba production)

	RO PitchZ	Cenci Rate	Rate	RO Pitch ø	Cenci Rate	Rate
Layer	(or +45°)	Z or +45°	Z or +45°	(or -45°)	φ or -45°	φ or -45°
	μm	(MHz / cm^2)	(MHz / cm^2)	μm	(MHz / cm^2)	(MHz / cm^2)
0	50	29.9	24.3	50	23.3	24.3
1	100	0.7	0.93	50	1.5	1.61
2	100	0.35	0.4	55	0.72	0.73
3	100	0.097	0.12	55	0.19	0.19
4	210	0.0076	0.0036	100	0.012	0.007
5	210	0.0041	0.0024	100	0.006	0.005

- Several sanity distributions produced
- Distributions of cluster multiplicity and energy deposited/strip are now available and will be used for readout chip simulation
- Still no new results from Official-London production (Rad Bhabha/Toucheck/Beam gas)

SVT-TDR subchapters & editors

- 1. Vertex Detector Overview (12) G. Rizzo
- 2. Backgrounds (4) R. Cenci
- 3. Detector Performance Studies (6) N. Neri
- 4. Silicon Sensors (8) L. Bosisio
- 5. Fanout Circuits (8) L. Vitale
- 6. Electronics Readout (28)
 - 1. Readout Chips (10) V. Re
 - 2. Hybrid Design (10) M. Citterio
 - 3. Data Transmission (8)- M. Citterio
 - 4. Power Supplies (1??) -???
 - •SVT DAQ (M. Villa) will be in the ETD section
- 7. Mechanical Support & Assembly (14) S. Bettarini/F. Bosi
- 8. LayerO pixel upgrade options (10) G. Rizzo/L. Ratti/ + others
- 9. Services, Utilities (2) -??
- Chapter editors produced a first draft of detailed outline
- The first estimate of pages is too high: TOT ~ 92!
- We should try to end up with ~60-70 pages max.

Conclusions

- Most of the work over the summer on testbeam preparation
- Some progress on baseline design for TDR:
 - Front-end chip readout for striplets/strip
 - Striplets performance with high background
 - More solid background rate estimates
 - Mechanics
 - Very fruitful discussion with QM engineers during this meeting.
- Still a lot of work to do to get a solid design for the baseline for the TDR.



SVT Institutions

Groups already working for the SVT:

- Trieste: Silicon sensors, striplets, fanout
- Pavia/BG: MAPS & Front-End chips for pixel and strip (analog cells)
- RomaIII: MAPS
- Milano: pixel bus/fanout LayerO & peripheral electronics, SVT performance studies, SVT mechanics (HDI cooling rings, transition cards support, beam pipe)
- Bologna: SVT DAQ , MAPS & FE chips (digital architecture).
- Torino: testbeams mechanics.
- Pisa: SVT coordination, MAPS & FE chips for pixel & strip (in-pixel logic, readout architecture, chips final layout, test of prototypes), module assembly & testing, SVT mechanics and cooling, testbeams.

« New » groups getting involved:

- Trento pixel sensors, strip sensors
- University of Insubria Mi-B external layers fanout
- Bari Hybrid Pixel, Peripheral Electronics (encoder/serializer)
- Mi C. Fiorini FE chips (analog cell external layers)
- UK: QM (SVT mechanics, sensors?), RAL (MAPS)
- Strasbourg (MAPS)