
#### FPGAs, HLS, and Boosted Decision Trees with



Sioni Summers sioni@cern.ch sioni.web.cern.ch






#### FPGAs, HLS, and Boosted Decision Trees with



Section 1





#### Introduction

- Boosted Decision Trees (BDTs) or Decision Forests are a Machine Learning method to make predictions from data
- Conifer is a Python library for converting BDTs to FPGAs for fast inference
  - Different implementations for different use cases
- In this session we will:
  - Learn how BDTs work for training and inference
  - Learn three ways how BDT inference is implemented for FPGAs in conifer
  - Learn how to use conifer to deploy BDTs on FPGAs
- The aim is to both learn how to use conifer, and use it to study more about HLS and FPGA implementations
- Links, references:
  - Conifer GitHub repository: <a href="https://github.com/thesps/conifer">https://github.com/thesps/conifer</a>
  - Conifer website (docs and downloads): <a href="https://ssummers.web.cern.ch/conifer/">https://ssummers.web.cern.ch/conifer/</a>
  - Paper: Fast Inference of Boosted Decision Trees in FPGAs for particle physics

#### About me

- PhD in HEP from Imperial College London
  - PhD Thesis: "Applications of FPGAs to triggering in particle physics"
- Recently Senior Fellow, now Applied Physicist at CERN working on Level 1 Trigger Upgrade for CMS
  - Where we want to do complicated processing very fast on FPGAs and use HLS extensively
- I've mostly worked on designing and implementing detector reconstruction algorithms for Level 1 Trigger
  - Track & vertex reconstruction, particle flow, jets
- Also using Machine Learning in the triggers on FPGAs with low latency
  - hls4ml and conifer both as a developer and user




#### Quick ML Introduction

- Using XGBoost's <u>Elements of Supervised Learning</u> Introduction
- Train a **model** on training data to predict target variable y from features x
  - $y = f(\Theta, x)$  model parameters  $\Theta$
- Train to find best parameters according to an objective function
  - $obj(\Theta) = L(\Theta) + \Omega(\Theta)$  Loss function L, Regularization  $\Omega$
- Supervised learning trains on labelled data so we can evaluate some metric of prediction quality
  - e.g. mean squared error  $L(\Theta) = \Sigma (y_i \hat{y}_i)^2$  where  $y_i$  are our truth labels and  $\hat{y}_i$  are the model predictions

#### Quick ML Introduction

- Using XGBoost's <u>Elements of Supervised Learning</u> Introduction
- Train a **model** on training data to predict target variable y from features x
- A Boosted Decision Tree model is an ensemble of Decision Trees
- The splits of each Decision Tree are chosen based on the training objective function
- In an ensemble each learner (tree) is relatively weak, but the aggregation is a stronger prediction

e.g. predict whether individuals will like a computer game



#### BDTs in HEP

- BDTs have been used for a long time in HEP
  - You may be familiar with ROOT's TMVA
- They have fallen in popularity compared to Neural Networks that can be extremely powerful on lower level data
- Still some papers coming out in 2023 about their use in HEP!
- They remain useful and popular for some specific reasons:
  - High level / tabular data
  - Easy to get started
  - Easy(ish) to interpret
  - Robust (against overfitting, against irrelevant features)
  - Relatively inexpensive to train and then make predictions

Boosted decision trees in the era of new physics: a MR5822, Institut de Physique des 2 Infinis de Lyon sion problems. While the tools are very powerful, they may on collider analysis which applies to both current and ompare our results to a traditional cut-and-count approx the use of metrics in imbalanced datasets which are charature selection and investigation using a principal compone feature permutation methods in a way which we hope wil particle physics analyses. Moreover, we show that a mad potentially bypassing the need for complicated feature sel


#### Anomaly Detection in the Presence o

analyses targeting specific models of new physics. Increasingly, however, data-driver model-agnostic approaches based on machine learning are also being explored. A major challenge is that such methods can be highly sensitive to the presence of mar irrelevant features in the data. This paper presents Boosted Decision Tree (BDT) features. First, a BDT classifier is shown to be more robust than neural networks independence of resonant and non-resonant observables. Next, a tree-based probabil ty density estimator using copula transformations demons and improved performance over normalizing flows as irrelevant features are added The results make a compelling case for further development of tree-based algorithms for more robust resonant anomaly detection in high energy physics

<sup>1</sup>Present affiliation: Anthropic, San Francisco, California 94960, USA


• Start at the root node - compare the selected feature with the threshold, go left or right depending on result

$$X = [ X_0, X_1, X_2, X_3, X_4, X_5, X_6, X_7 ]$$




• Start at the root node - compare the selected feature with the threshold, go left or right depending on result

$$x = [-, 12, -, -, 3, -, -, 5]$$




- Start at the root node compare the selected feature with the threshold, go left or right depending on result
- Continue until reaching leaf compare the selected feature with the threshold, go left or right depending on result

$$x = [-, 12, -, -, 3, -, -, 5]$$




- Start at the root node compare the selected feature with the threshold, go left or right depending on result
- Continue until reaching leaf compare the selected feature with the threshold, go left or right depending on result
- The value of the terminal leaf is the tree prediction



11

- Repeat the same procedure for every tree in the ensemble, sum up the tree scores for the BDT prediction
- Apply the inverse of the training loss function to obtain class probabilities



#### **FPGAs**

- Some characteristics of FPGAs to keep in mind...
- These were taught also by Giovanni, but it's okay to hear things twice
- Two types of parallelism: resource and pipeline
  - Resource parallelism enables us to do different tasks simultaneously to reach low latency
  - Pipeline parallelism enables us to do the same task on different data at high throughput
- In the automotive factory the many robots are resource parallelism and the conveyor belt is pipelining
- High performance requires use of both types





# Loop Analysis

- With FPGAs we can take advantage of pipeline processing
- We need to work to keep the pipeline filled with data
- Depends on the loops of our algorithm and their inter-dependencies
- First some terminology:

Genève Cornavin

- 'Interval' or 'Initiation Interval' : gap between *start* of subsequent executions of a process
  - How often to trains depart the station?
- 'Latency': delay between start of execution of a process, and output of results
  - How long does it take to get from A to B?





**Milano Centrale** 


Latency

# Loop Analysis


- Loops can have dependencies that impacts scheduling, unrolling, and interval
- Consider this loop executed sequentially



- The loop has Latency 3 cycles, Interval 3 cycles
- This loop has no iteration dependence (iteration i does not depend on any other iteration)
  - It can be pipelined: loop has Latency 3 cycles, Interval 1 cycle



• If all of a [i] can be read simultaneously (e.g. it's in FPGA registers not BRAMs), the loop can be unrolled



# Loop Analysis

Some loops have dependencies (loop-carried dependence)



• We can't pipeline or unroll this loop since the read of iteration i depends on the write of iteration i-1

- For best performance with parallel architectures, we need to understand and optimise our loops
  - Defines how we can distribute loop iterations across different processing units
  - Merge loops where possible
  - Break dependencies by reordering loops

Introduced by Giovanni on Monday

Reminder: floating-point is like scientific notation

123456

 $1.23456 \times 10^{5}$ 

integer

scientific notation

Introduced by Giovanni on Monday

• Reminder: floating-point is like scientific notation

0000123456

1.2345600 x 10<sup>005</sup>

10 digit integer

scientific notation 8 digit mantissa 3 digit exponent

0011010111

 $1.00110011 \times 2^{1011}$ 

10 bit integer

floating point 8 bit mantissa 4 bit exponent

- Introduced by Giovanni on Monday
- Reminder: floating-point is like scientific notation
- With floating point the **bitwidth** of the mantissa and exponent are *fixed*. The **value** of the mantissa and exponent can *change* 
  - Have constant relative precision
- With fixed point the **bitwidth** is *fixed*. The **value** of the exponent is *fixed* (and implicit). The **value** of the mantissa can *change* 
  - Have constant absolute precision

 $1.00110011 \times 2^{1011}$ 

floating point 8 bit mantissa 4 bit exponent 01101.0011

fixed point
9 bit width
5 bit integer
(4 bit fraction)

- Introduced by Giovanni on Monday
- Reminder: floating-point is like scientific notation
- With floating point the **bitwidth** of the mantissa and exponent are *fixed*. The **value** of the mantissa and exponent can *change*
- With fixed point the **bitwidth** is *fixed*. The **value** of the exponent is *fixed* (and implicit). The **value** of the mantissa can *change*

Cheap & fast arithmetic in hardware

High dynamic range Expensive & slow in hardware

0011010111

01101.0011

1.00110011 x 2<sup>1011</sup>

10 bit integer

fixed point
9 bit width
5 bit integer
(4 bit fraction)

floating point 8 bit mantissa 4 bit exponent

20

Expressiveness / Interpretability

# fixed-point for BDTs

- When we train a BDT our data, thresholds, and scores have some real numerical values
- We need to choose what data type to use for our model in FPGAs we have freedome
- We could use floating point and not waste any brain cycles
  - But it will always be more expensive than using fixed point
- Perform a numerical analysis of the model and see which range/precision is required
- The first interactive exercise exposes how to control these in conifer
- Note: this not only applies to BDTs!
  - Any algorithm that performs many arithmetic operations can benefit from a numerical analysis and choice of fixed-point types!

27/11/2023 Conifer: BDTs on FPGAs - Sioni Summers 21

# AConifer library






















- conifer is a Python package, published to PyPI
  - -pip install conifer
- It has a structure like a compiler
  - Converters / frontends for different BDT training libraries
  - Internal Representation
  - Backends for different compute targets
    - Three FPGA targets that we'll go through today
    - CPU targets for reference / emulation rather than high performance

Example use case


- Improving electron reconstruction in Correlator Layer 1 of CMS Phase 2 L1T
- Predict whether a pair of {track, calorimeter cluster} are consistent with both originating from an electron
- Full  $e/\gamma$  algorithm has 10 BDT copies, plus other logic (e.g. dR)
  - Total consumes 3.1% VU13P LUTs, 18 cycles latency @ 180 MHz (100 ns)
- CMS-DP-2023-047









- For a tree: find which leaf is reached given a data sample x
- 'Invert' the problem: for each node ask "does the decision path reach this node?" starting at the leaves



- For a tree: find which leaf is reached given a data sample x
- 'Invert' the problem: for each node ask "does the decision path reach this node?" starting at the leaves
- For leaf node '3':
  - The decision path reaches '3' if: the decision path reached '1' AND the comparison at '1' goes 'left'




- For a tree: find which leaf is reached given a data sample x
- 'Invert' the problem: for each node ask "does the decision path reach this node?" starting at the leaves
- For leaf node '3':
  - The decision path reaches '3' if: the decision path reached '1' AND the comparison at '1' goes 'left'
- For node '1':
  - The decision path reaches '1' if: the decision path reached '0' AND the comparison at '0' goes 'left'




- For a tree: find which leaf is reached given a data sample x
- 'Invert' the problem: for each node ask "does the decision path reach this node?" starting at the leaves
- For leaf node '3':
  - The decision path reaches '3' if: the decision path reached '1' AND the comparison at '1' goes 'left'
- For node '1':
  - The decision path reaches '1' if: the decision path reached '0' AND the comparison at '0' goes 'left'
- For node '0':

- The decision path always passes through the root node




- For a tree: find which leaf is reached given a data sample x
- 'Invert' the problem: for each node ask "does the decision path reach this node?" starting at the leaves
- We can **parallelise** this over paths by brute force: evaluate all nodes at the same depth simultaneously
- We can pipeline this over different data: each node can do a comparison on new data with II=1
- For each leaf node we have a boolean: TRUE if the decision path reaches leaf, otherwise FALSE
- Concatenate the boolean for each leaf node → select the value corresponding to the leaf



28

# Tree Representation

- Before looking at the code, a note about data representation
- We represent trees "scikit-learn"-style ie flat
  - No representation of individual nodes
  - Each node variable (threshold, feature, value) is a tree-level array
  - A left/right child index array points to the children for each node
- Some special values: '-2' typically means leaf (e.g. child index -2, feature -2)



#### HLS Code 1

- Perform all the comparisons simultaneously: unroll the loop
- Store boolean results in a fully-partitioned array "comparison"

```
// Execute all comparisons
Compare: for(int i = 0; i < n_nodes; i++){
    #pragma HLS unroll
    // Only non-leaf nodes do comparisons
    // negative values mean is a leaf (sklearn: -2)
    if(feature[i] >= 0) {
        comparison[i] = x[feature[i]] <= threshold[i];
    }else{
        comparison[i] = true;
    }
}</pre>
```

#### HLS Code 2

• Compute the node activation (true if decision path traverses node, otherwise false)

```
// Determine node activity for all nodes
int iLeaf = 0;
Activate: for (int i = 0; i < n \text{ nodes}; i++) {
  #pragma HLS unroll
  // Root node is always active
  if (i == 0) {
    activation[i] = true;
  }else{
    // If this node is the left child of its parent
    if(i == children left[parent[i]]) {
      activation[i] = comparison[parent[i]] && activation[parent[i]];
    }else{ // Else it is the right child
      activation[i] = !comparison[parent[i]] && activation[parent[i]];
  // Skim off the leaves
  if (children left[i] == -1) { // is a leaf
    activation leaf[iLeaf] = activation[i];
    value_leaf[iLeaf] = value[i];
    iLeaf++;
```

#### HLS Code


• Compute the node activation (true if decision path traverses node, otherwise false)

```
for(int i = 0; i < n_leaves; i++) {
   if(activation_leaf[i]) {
     return value_leaf[i];
   }
}</pre>
```


32

# Scheduling - Tree


- Did we achieve what we described?
- Vitis HLS Schedule Viewer in GUI
  - Tree depth = 5, some sparsity
- All comparisons in parallel at the start
- Cascade of boolean operations
  - AND, OR, XOR, NOT
- 'Aggregate' at end



t (clock cycles) —




- For a forest: aggregate over all trees normally summation, but can be other e.g. some quantile
- A parallel addition also uses a kind of tree: adder tree (like "pairwise reduce")



# Scheduling - Forest

t (clock cycles)

- Did we achieve what we described?
- Vitis HLS Schedule Viewer in GUI
  - Number of trees = 20
  - Tree from previous slides is one of them
- All tree inferences performed in parallel
- Tree scores summed in pairs
- Total latency: 7 clock cycles



# Resource Usage - Trees


- Each tree uses independent logic
- Resource usage depends on structure of the tree
- Since thresholds are 'baked in' to comparisons, resource usage of each '>=' can depend on the threshold value as well
- Can see up to factor 2 difference in LUT usage of different trees
- Normally FFs would also be used but this model must be too trivial...

+ Detail:
 \* Instance:

Instance	Module	BRAM_18K  	DSP	FF	LUT	URAM
scores 9 decision function fu 161	decision function	+ <b></b> +   0	0	0	206	0
scores 8 decision function 1 fu 153	decision function 1	0	0	0	246	0
scores 16 decision function 10 fu 223	decision function 10	0	0	0	278	0
scores 15 decision function 11 fu 215	decision function 11	0	0	0	268	0
scores 14 decision function 12 fu 209	decision function 12	0	0	0	167	0
scores 13 decision function 13 fu 201	decision function 13	0	0	0	268	0
scores 12 decision function 14 fu 193	decision function 14	0	0	0	247	0
scores 11 decision function 15 fu 185	decision function 15	0	0	0	282	0
scores 10 decision function 16 fu 177	decision function 16	0	0	0	208	0
scores 19 decision function 17 fu 169	decision function 17	0	0	0	153	0
scores 1 decision function 18 fu 97	decision function 18	0	0	0	232	0
scores decision function 19 fu 89	decision function 19	0	0	0	234	0
scores 7 decision function 2 fu 145	decision function 2	0	0	0	248	0
scores 6 decision function 3 fu 137	decision function 3	0	0	0	278	0
scores 5 decision function 4 fu 129	decision function 4	0	0	0	190	0
scores 4 decision function 5 fu 121	decision function 5	0	0	0	243	0
scores 3 decision function 6 fu 113	decision function 6	0	0	0	232	0
scores 2 decision function 7 fu 105	decision function 7	0	0	0	230	0
scores 18 decision function 8 fu 235	decision function 8	0	0	0	208	0
scores_17_decision_function_9_fu_229	decision_function_9	0	0	0	248	0
Total	+	0	0	0	4666	0


# Exercise 1 - mini quiz

• Given what we now know about the implementation, how do you expect the resources and latency to vary with number of trees and depth?



# Exercise 1 - mini quiz


• We synthesized 1000 BDT models to find out!



# Section 1 summary

- We've discussed Boosted Decision Trees (BDTs) and how they work algorithmically
- We've discussed FPGAs and their features that make them suitable for high performance computation
- We've discussed the conifer library for BDTs in FPGAs
  - How the inference algorithm is designed for low latency and high throughput 'inverting the problem'
  - We looked at how that's written in HLS
  - We looked at how that HLS synthesizes to the intended design
- Some useful guiding principles:
  - Think about how the problem should map onto parallel and pipelined logic before writing code
    - That said sometimes with HLS it's easier to just write the code and see what happens
  - Think 'branchless': the logic is always doing something, but sometimes you don't use its result
- Next we will get a first hands on with conifer

# Break





#### Exercise 1


- Conifer conversion and HLS walkthrough
- Clone the GitHub repository and work through notebook part 1
  - -git clone https://github.com/thesps/conifer-tutorial
  - If you go through it fast, try changing things like training a model with a different size (number of trees, maximum depth)

Return for a summary...

#### FPGAs, HLS, and Boosted Decision Trees with



Section 2





#### VHDL

- conifer also has a hand-written VHDL implementation
- We won't use it extensively today but it can be interesting to compare side-by-side the HLS with the VHDL
- Notebook part 1b will walk you through it
- To the right is the VHDL version of the tree traversal that we previously saw in HLS
- The main difference is that we have to do the scheduling of operations to clock cycles ourselves in VHDL
  - Each 'if rising\_edge(clk) then' registers a signal
  - It can be very unintuitive the latency of this section of code depends on the maximum depth of the tree


```
activation(∅) <= true; -- the root node is always active
GenAct:
for i in 1 to nNodes-1 generate
  LeftChild:
  if i = iChildLeft(iParent(i)) generate
    process(clk)
    begin
      if rising_edge(clk) then
        activation(i) <= comparisonPipe(depth(i))(iParent(i))</pre>
                          and activation(iParent(i));
      end if;
    end process;
  end generate LeftChild;
  RightChild:
  if i = iChildRight(iParent(i)) generate
    process(clk)
    begin
      if rising_edge(clk) then
        activation(i) <= (not comparisonPipe(depth(i))(iParent(i)))</pre>
                           and activation(iParent(i));
      end if:
    end process;
  end generate RightChild;
end generate GenAct;
```

# Building accelerators

- We can target Xilinx FPGAs as accelerators using Vitis
- We need to add interfaces for the data I/O
- Preferred way to do this is with AXI
  - Then we can transfer data via Direct Memory Access (DMA) host
    → card → host
- After synthesizing our block with Vitis HLS, we run Vitis by invoking v++ to 'link' our design
- Under-the-hood it runs Vivado for full Place and Route

```
void times_2(int N, int* x, int* y){
    #pragma hls interface mode=m_axi port=x offset=slave bundle=gmem
    #pragma hls interface mode=m_axi port=y offset=slave bundle=gmem

for(int i = 0; i < N; i++){
    #pragma hls pipeline
    y[i] = x[i] * 2;
}</pre>
```




# Building accelerators

- We can target Xilinx FPGAs as accelerators using Vitis
- We need to add interfaces for the data I/O
- Preferred way to do this is with AXI
  - Then we can transfer data via Direct Memory Access (DMA) host
    → card → host
- After synthesizing our block with Vitis HLS, we run Vitis by invoking v++ to 'link' our design
- Under-the-hood it runs Vivado for full Place and Route

```
void times_2(int N, int* x, int* y){
    #pragma hls interface mode=m_axi port=x offset=slave bundle=gmem
    #pragma hls interface mode=m_axi port=y offset=slave bundle=gmem

for(int i = 0; i < N; i++){
    #pragma hls pipeline
    y[i] = x[i] * 2;
}</pre>
```



# Building accelerators

- In conifer we add a section to the configuration to specify the target FPGA and some settings
  - An important one is the data type of the data on the bus
  - The default is float, cast to ap\_fixed in FPGA
- conifer adds some HLS dressing to read/ write data and execute inference in a variable bound loop (like Alveo example)

```
void copy_input(int n, accelerator_input_t* x_in, input_arr_t x_int){
  for(int i = 0; i < n_features; i++){</pre>
   x_{int}[i] = x_{in}[n_{features*n} + i];
void copy_output(int n, score_arr_t score_int, accelerator_output_t* score_ou
  for(int i = 0; i < BDT::fn_classes(n_classes); i++){</pre>
    score_out[BDT::fn_classes(n_classes)*n + i] = score_int[i];
void myproject_accelerator(int N, int& n_f, int& n_c, accelerator_input_t* x,
  #pragma HLS interface mode=m_axi port=x offset=slave bundle=gmem0
  #pragma HLS interface mode=m_axi port=score offset=slave bundle=gmem0
  #pragma HLS interface mode=s_axilite port=N
  #pragma HLS interface mode=s_axilite port=n_f
  #pragma HLS interface mode=s_axilite port=n_c
  n_f = n_features;
  n_c = BDT::fn_classes(n_classes);
  for(int n = 0; n < N; n++){
    #pragma HLS pipeline
    input_arr_t x_int;
    score_arr_t score_int;
    copy_input(n, x, x_int);
    bdt.decision_function(x_int, score_int);
    copy_output(n, score_int, score);
```

# Forest Processing Unit


- So far we looked at 'static' BDT evaluation
  - One trained model → one HLS function → one IP → one bitfile
  - So if the model changes at all, we need to redo everything → takes hours!
- In next section we will look at a more dynamic & reconfigurable implementation called "Forest Processing Unit" (FPU)
- It's still implemented with HLS, so will be a first look at going away from fixed-latency, fixed-function types of designs using HLS

27/11/2023 Conifer: BDTs on FPGAs - Sioni Summers 47


- We would like a base design that can perform inference of ~any BDT model afterwards (within some limits)
- And we would like to take advantage of the FPGA to get good performance (fast inference)
- Idea 1: represent the BDT as data, operate inference on that data, and load new data for a new model
- Idea 2: parallelise over trees by having independent 'Tree Engines', aggregate their output for the model

27/11/2023 Conifer: BDTs on FPGAs - Sioni Summers 48


- Idea 1: represent the BDT as data, operate inference on that data, and load new data for a new model
- Use a data representation like we already used, and map to BRAMs
  - Many independent small memories
- Store one node at one address, child indices are pointers to other addresses



- Idea 1: represent the BDT as data, operate inference on that data, and load new data for a new model
- To perform inference of a model on some data we need to:
  - Read the next node
  - Compare the appropriate feature with the threshold
  - Get the pointer to the next node
- Question: what would be the pipeline initiation interval of this loop?




- Idea 1: represent the BDT as data, operate inference on that data, and load new data for a new model
- To perform inference of a model on some data we need to:
  - Read the next node
  - Compare the appropriate feature with the threshold
  - Get the pointer to the next node
- Question: what would be the pipeline initiation interval of this loop?



Loop Name	Latency min	(cycles)   max			Interval   target	• •	Pipelined
- node_loop		?  	3	3   	1		yes  

- Idea 2: parallelise over trees by having independent 'Tree Engines', aggregate their output for the model
- Put as many Tree Engines as will fit in the FPGA
- Number of Tree Engines will constrain the model size that fits



- Idea 2: parallelise over trees by having independent 'Tree Engines', aggregate their output for the model
- Put as many Tree Engines as will fit in the FPGA
- Number of Tree Engines will constrain the model size that fits

```
U y_acc = 0;
for(int i = 0; i < NTE; i++){
    #pragma HLS unroll
    U y_i = 0;
    TreeEngine(X, nodes[i], y_i);
    y_acc += y_i;
}</pre>
```

53

### FPU System Design


- Putting it together
  - One function that has arguments for both BDT-data and inference-data, and an 'instruction' parameter for what to do
- Define the node memories as static to keep the data in between function calls
  - Load nodes once, perform inference later whenever (multiple times)
  - Later load new nodes for a different model...
- This code is a simplified view of that:

```
void fpu_top_level(int* X, int* y, int instruction, DecisionNode* nodes){
    #pragma interface ...
    static DecisionNode nodes_internal[NTE][NNODES];
    #pragma HLS array_partition variable=nodes_int dim=1
    if(instruction == 0){
        load_nodes(nodes, nodes_internal);
    }
    if(instruction == 1){
        decision_function(X, y);
    }
}
```

# FPU Floorplan


- FPU with 200 Tree Engines in Alveo U50
  - Each TE is highlighted in colour (with a repeating cycle)
- BRAMs for nodes are in columns
- Logic near BRAMs is TE inference logic






# FPU Floorplan

- FPU with 100 Tree Engines in pynq-z2
  - Each TE is highlighted in colour (with a repeating cycle)
- BRAMs for nodes are in columns
- Logic near BRAMs is TE inference logic






# Section 2 summary

- We've looked at some steps beyond the first model-specific HLS
- Hand-written VHDL implementation of the same code
- Building accelerators from the model-specific HLS
- Designing reconfigurable architectures with HLS the Forest Processing Unit
  - A design where the specific BDT model is unknown at build time, and loaded later as data
- Next we will try these three things
- Note: in the exercises we will run some 'accelerators'
  - Probably in practise they will actually be 'decelerators'
  - There are some examples where they give a real speed up, but it typically requires a large model and lots of data (batch size)

# Break





#### Exercise 2

- Part 2a: building a static accelerator (Model-specific HLS → bitfile → runtime)
  - Will take around 1 hour of build time
- Part 2b: FPU hands on (straight to inference after downloading the bitfile)
  - Need to share access to the FPGA cards so don't all try this at once
- Part 1b: if waiting for a synthesis or access to an Alveo try this VHDL notebook

27/11/2023 Conifer: BDTs on FPGAs - Sioni Summers 59

# Summary

- We have looked in detail at the conifer package for BDT inference on FPGAs
- We've gone through the different implementations and learned some more about HLS and FPGA programming
- This afternoon we will look at hls4ml for NNs on FPGAs