FPGAs, HLS, and Boosted Decision Trees with

Sioni Summers sioni@cern.ch sioni.web.cern.ch

Jeonifer

FPGAs, HLS, and Boosted Decision Trees with

JConifer

Section 1

27/11/2023 Conifer: BDTs on FPGAs - Sioni Summers

- *Boosted Decision Trees* (BDTs) or *Decision Forests* are a Machine Learning method to make predictions from data
- Conifer is a Python library for converting BDTs to FPGAs for fast inference
	- Different implementations for different use cases
- In this session we will:
	- Learn how BDTs work for training and inference
	- Learn three ways how BDT inference is implemented for FPGAs in conifer
	- Learn how to use conifer to deploy BDTs on FPGAs
- The aim is to both learn how to use conifer, and use it to study more about HLS and FPGA implementations
- Links, references:
	- Conifer GitHub repository:<https://github.com/thesps/conifer>
	- Conifer website (docs and downloads):<https://ssummers.web.cern.ch/conifer/>
	- Paper: *[Fast Inference of Boosted Decision Trees in FPGAs for particle physics](https://iopscience.iop.org/article/10.1088/1748-0221/15/05/P05026)*

Introduction

About me

- PhD in HEP from Imperial College London
	- PhD Thesis: "Applications of FPGAs to triggering in particle physics"
- Recently Senior Fellow, now Applied Physicist at CERN working on Level 1 Trigger Upgrade for CMS
	- Where we want to do complicated processing very fast on FPGAs and use HLS extensively
- - Track & vertex reconstruction, particle flow, jets
- Also using Machine Learning in the triggers on FPGAs with low latency
	- **hls4ml** and **conifer** both as a developer and user

• I've mostly worked on designing and implementing detector reconstruction algorithms for Level 1 Trigger

- Using XGBoost's [Elements of Supervised Learning](https://xgboost.readthedocs.io/en/stable/tutorials/model.html) Introduction
- Train a **model** on training data to predict target variable *y* from features *x*
	- *y = f(Θ, x)* model parameters *Θ*
- **Train** to find best parameters according to an **objective function**
	- \bullet $obj(\Theta) = L(\Theta) + \Omega(\Theta)$ Loss function *L*, Regularization Ω
- Supervised learning trains on labelled data so we can evaluate some metric of prediction quality
	- e.g. mean squared error $L(\Theta) = \sum (y_i \hat{y}_i)^2$ where y_i are our truth labels and \hat{y}_i are the model predictions

Quick ML Introduction

- Using XGBoost's [Elements of Supervised Learning](https://xgboost.readthedocs.io/en/stable/tutorials/model.html) Introduction
- Train a **model** on training data to predict target variable *y* from features *x*
- A Boosted Decision Tree model is an ensemble of Decision Trees
- The splits of each Decision Tree are chosen based on the training objective function
- In an ensemble each learner (tree) is relatively weak, but the aggregation is a stronger prediction

Quick ML Introduction

PREPARED FOR SUBMISSION TO JHEI

Boosted decision trees in the era of new physics: a smuon analvsis case studv

- Department of Physics, University of Johannesburg, PO Box 521, Auckland Park 2006, Soy
-
-
- Laboratoire de Phusique Th
- sité de Lyon, F-69622 Lyon, France: Université Lyon 1, Villeurbanne
- UMR5822, Institut de Physique des 2 Infinis de Lyon E-mail: acornell@ni.ac.za.wd

ABSTRACT: Machine learning algorithms are growing incr sics analyses, where they are used for their ability to solve o sion problems. While the tools are very powerful, they may In the following, we investigate the use of gradient boos a generic particle physics problem. We use as an example on collider analysis which applies to both current and ompare our results to a traditional cut-and-count approa the use of metrics in imbalanced datasets which are char problems, offering an alternative to the widely used area through a novel use of the F-score metric. We present ure selection and investigation using a principal compo feature permutation methods in a way which we hope wil particle physics analyses. Moreover, we show that a mac the $95~\%$ confidence level exclusions obtained in a tradition potentially bypassing the need for complicated feature sel ibility of constructing a general machine learning mot a two-dimensional mass plane

Back to the Roots Tree-Based Algorithms for Weakly Supervised Ar

trees (BDTs)

Free over deep anomaly detections and ensured the spherical spherical transfer and the advantage of the remaind Section Π description Π detection Π detection Π detection Π detection Π detection Π dete

detection at the
for their streng
ticular, on smi
perform deep 1
views [14, 15]
workly superv rch for new physics at the Large Hadron $\begin{array}{c} \text{allows ensembl} \\ \text{We study the} \end{array}$

PREPARED FOR SUBMISSION TO JHEI

Anomaly Detection in the Presence o **Irrelevant Features**

Marat Freytsis,^{«,1} Maxim Perelstein,[«] Yik Chuen San' ^a Department of Physics, LEPP, Cornell University, Ithaca, NY 14853, US.

ABSTRACT: Experiments at particle colliders are the primary source of insight in physics at microscopic scales. Searches at these facilities often rely on optimization o analyses targeting specific models of new physics. Increasingly, however, data-driver model-agnostic approaches based on machine learning are also being explored. A ma jor challenge is that such methods can be highly sensitive to the presence of man irrelevant features in the data. This paper presents Boosted Decision Tree (BDT) ly detection in the presence of many features. First, a BDT classifier is shown to be more robust than neural networks for the Classification Without Labels approach to finding resonant excesses assumin independence of resonant and non-resonant observables. Next, a tree-based probabil ity density estimator using copula transformations demon and improved performance over normalizing flows as irrelevant features are added The results make a compelling case for further development of tree-based algorithm for more robust resonant anomaly detection in high energy physics $\,$

¹Present affiliation: Anthropic, San Francisco, California 94960, USA

BDTs in HEP

- BDTs have been used for a long time in HEP
	- You may be familiar with ROOT's TMVA
- They have fallen in popularity compared to Neural Networks that can be extremely powerful on lower level data
- Still some papers coming out in 2023 about their use in HEP!
- They remain useful and popular for some specific reasons:
	- High level / tabular data
	- Easy to get started
	- Easy(ish) to interpret
	- Robust (against overfitting, against irrelevant features)
	- Relatively inexpensive to train and then make predictions

• Start at the root node - compare the selected feature with the threshold, go left or right depending on result

• Start at the root node - compare the selected feature with the threshold, go left or right depending on result

- Start at the root node compare the selected feature with the threshold, go left or right depending on result
- Continue until reaching leaf compare the selected feature with the threshold, go left or right depending on result

- Start at the root node compare the selected feature with the threshold, go left or right depending on result
- Continue until reaching leaf compare the selected feature with the threshold, go left or right depending on result
- The value of the terminal leaf is the tree prediction

- Repeat the same procedure for every tree in the ensemble, sum up the tree scores for the BDT prediction
- Apply the inverse of the training loss function to obtain class probabilities

- Some characteristics of FPGAs to keep in mind…
- These were taught also by Giovanni, but it's okay to hear things twice
- Two types of parallelism: resource and pipeline
	- Resource parallelism enables us to do different tasks simultaneously to reach low latency
	- Pipeline parallelism enables us to do the same task on different data at high throughput
- In the automotive factory the many robots are resource parallelism and the conveyor belt is pipelining
- High performance requires use of both types

21/2/23 Low Latency Case Study - Sioni Summers

Loop Analysis

-
- We need to work to keep the pipeline filled with data
-
- First some terminology:
	- executions of a process
		-
	- results
		-

21/2/23 Low Latency Case Study - Sioni Summers

- Loops can have dependencies that impacts scheduling, unrolling, and interval
- Consider this loop executed sequentially

```
for(i = 0; i < 3; i++)
   a[i] = a[i] + 1;
```
Loop Analysis

- The loop has Latency 3 cycles, Interval 3 cycles
- This loop has no iteration dependence (iteration i does not depend on any other iteration)
	- It can be pipelined: loop has Latency 3 cycles, Interval 1 cycle

for($i = 0$; $i < 3$; $i++)$ $a[i] = a[i] + 1;$

• If all of a[i] can be read simultaneously (e.g. it's in FPGA registers not BRAMs), the loop can be *unrolled*

$$
for (i = 0; i < 3; i++)
$$

a[i] = a[i] + 1;

Loop Analysis

• Some loops have dependencies (loop-carried dependence)

for(i = n; i > 0; i--) $a[i] = a[i-1]$;

- For best performance with parallel architectures, we need to understand and optimise our loops
	- Defines how we can distribute loop iterations across different processing units
	- Merge loops where possible
	- Break dependencies by reordering loops

• We can't pipeline or unroll this loop since the read of iteration i depends on the write of iteration $i-1$

27/11/2023 Conifer: BDTs on FPGAs - Sioni Summers

fixed-point arithmetic

- Introduced by Giovanni on Monday
- Reminder: floating-point is like scientific notation

17

123456 1.23456 x 10⁵

integer scientific notation

27/11/2023 Conifer: BDTs on FPGAs - Sioni Summers

fixed-point arithmetic

- Introduced by Giovanni on Monday
- Reminder: floating-point is like scientific notation

0000123456 1.2345600 x 10005

10 digit integer

scientific notation 8 digit mantissa 3 digit exponent

0011010111 1.00110011 x 21011

10 bit integer floating point 8 bit mantissa 4 bit exponent

fixed-point arithmetic

• With floating point the **bitwidth** of the mantissa and exponent are *fixed*. The **value** of the mantissa and exponent can *change*

- Introduced by Giovanni on Monday
- Reminder: floating-point is like scientific notation
- - Have constant relative precision
- - Have constant absolute precision

• With fixed point the **bitwidth** is *fixed*. The **value** of the exponent is *fixed* (and implicit). The **value** of the mantissa can *change*

1.00110011 x 21011

floating point 8 bit mantissa 4 bit exponent

01101.0011

fixed point 9 bit width 5 bit integer (4 bit fraction)

27/11/2023 Conifer: BDTs on FPGAs - Sioni Summers

fixed-point arithmetic

- Introduced by Giovanni on Monday
- Reminder: floating-point is like scientific notation
-
-

1.00110011 x 21011

floating point 8 bit mantissa 4 bit exponent

01101.0011

fixed point 9 bit width 5 bit integer (4 bit fraction)

• With floating point the **bitwidth** of the mantissa and exponent are *fixed*. The **value** of the mantissa and exponent can *change*

• With fixed point the **bitwidth** is *fixed*. The **value** of the exponent is *fixed* (and implicit). The **value** of the mantissa can *change*

0011010111

10 bit integer

Cheap & fast arithmetic in hardware

Expressiveness / Interpretability

High dynamic range Expensive & slow in hardware

fixed-point for BDTs

- When we train a BDT our data, thresholds, and scores have some real numerical values
- We need to choose what data type to use for our model in FPGAs we have freedome
- We could use floating point and not waste any brain cycles
	- But it will always be more expensive than using fixed point
- Perform a numerical analysis of the model and see which range/precision is required
- The first interactive exercise exposes how to control these in conifer
- **Note**: this not only applies to BDTs!
	-

- Any algorithm that performs many arithmetic operations can benefit from a numerical analysis and choice of fixed-point types!

27/11/2023 Conifer: BDTs on FPGAs - Sioni Summers

- conifer is a Python package, published to PyPI
	- pip install conifer
- It has a structure like a compiler
	- Converters / frontends for different BDT training libraries
	- Internal Representation
	- Backends for different compute targets
		- Three FPGA targets that we'll go through today
		- CPU targets for reference / emulation rather than high performance

27/11/2023 Conifer: BDTs on FPGAs - Sioni Summers

-
- originating from an electron
- -
- [CMS-DP-2023-047](https://cds.cern.ch/record/2868782?ln=en)

- For a tree: find which leaf is reached given a data sample x
- 'Invert' the problem: for each node ask "does the decision path reach this node?" starting at the leaves

- For a tree: find which leaf is reached given a data sample x
- 'Invert' the problem: for each node ask "does the decision path reach this node?" starting at the leaves
- For leaf node '3':
	- The decision path reaches '3' if: the decision path reached '1' AND the comparison at '1' goes 'left'

- For a tree: find which leaf is reached given a data sample x
- 'Invert' the problem: for each node ask "does the decision path reach this node?" starting at the leaves
- For leaf node '3':
	- The decision path reaches '3' if: the decision path reached '1' AND the comparison at '1' goes 'left'
- For node '1':
	- The decision path reaches '1' if: the decision path reached '0' AND the comparison at '0' goes 'left'

- For a tree: find which leaf is reached given a data sample x
- 'Invert' the problem: for each node ask "does the decision path reach this node?" starting at the leaves
- For leaf node '3':
	- The decision path reaches '3' if: the decision path reached '1' AND the comparison at '1' goes 'left'
- For node '1':
	- The decision path reaches '1' if: the decision path reached '0' AND the comparison at '0' goes 'left'
- For node '0':
	- The decision path always passes through the root node

- For a tree: find which leaf is reached given a data sample x
- 'Invert' the problem: for each node ask "does the decision path reach this node?" starting at the leaves
- We can **parallelise** this over paths by brute force: evaluate all nodes at the same depth simultaneously
- We can **pipeline** this over different data: each node can do a comparison on new data with II=1
- For each leaf node we have a boolean: TRUE if the decision path reaches leaf, otherwise FALSE
- Concatenate the boolean for each leaf node \rightarrow select the value corresponding to the leaf

Tree Representation

- Before looking at the code, a note about data representation
- We represent trees "scikit-learn"-style ie flat
	- No representation of individual nodes
	- Each node variable (threshold, feature, value) is a tree-level array
	- A left/right child index array points to the children for each node
- Some special values: '-2' typically means leaf (e.g. child index -2, feature -2)

HLS Code 1

- Perform all the comparisons simultaneously: unroll the loop
- Store boolean results in a fully-partitioned array "comparison"


```
 // Execute all comparisons
   Compare: for (int i = 0; i < n nodes; i++) {
      #pragma HLS unroll
      // Only non-leaf nodes do comparisons
      // negative values mean is a leaf (sklearn: -2)
     if(feature[i] >= 0){
       comparison[i] = x[feature[i]] \leq + threshold[i]; }else{
       comparison[i] = true; }
 }
```
HLS Code 2

• Compute the node activation (true if decision path traverses node, otherwise false)


```
 // Determine node activity for all nodes
   int iLeaf = 0;
   Activate: for(int i = 0; i < n nodes; i++){
      #pragma HLS unroll
      // Root node is always active
     if(i == 0)activation[i] = true; }else{
        // If this node is the left child of its parent
        if(i == children_left[parent[i]]){
        }else{ // Else it is the right child
 }
 }
      // Skim off the leaves
     if(children left[i] == -1){ // is a leaf
       activation leaf[iLeaf] = activation[i];
        value_leaf[iLeaf] = value[i];
        iLeaf++;
 }
 }
```
 activation[i] = comparison[parent[i]] && activation[parent[i]]; activation[i] = !comparison[parent[i]] && activation[parent[i]];

HLS Code

• Compute the node activation (true if decision path traverses node, otherwise false)


```
for(int i = 0; i < n leaves; i++){
      if(activation_leaf[i]){
        return value_leaf[i];
       }
 }
```
Scheduling - Tree

- Did we achieve what we described?
- Vitis HLS Schedule Viewer in GUI
	- Tree depth $= 5$, some sparsity
- All **comparisons** in parallel at the start
- Cascade of **boolean operations**

- AND, OR, XOR, NOT

• '**Aggregate**' at end

33

 $x[1] \leq 1.12$

 $x[1] \leq -1.37$ $\qquad \qquad$ $x[2] \leq -0.94$

 (1.82) (0.67)

 $x[1] \leq -2.11$ $\qquad \qquad$ $x[5] \leq -1.24$ $\qquad \qquad$ $x[1] \leq -1.53$ $\qquad (2.04$

 (0.63) (0.64) (1.29) (2.04) (0.18) (1.26) (2.04)

 $x[0] \leq x(0) \leq x(2) \leq x(1) \leq x(3) \leq x(8) \leq x(5) \leq x(9) \leq x(9) \leq x(9) \leq x(10)$

 $x[7] \leq -1.30$ $\qquad \qquad$ $x[0] \leq -0.55$ $\qquad \qquad$ $x[5] \leq -1.36$ $\qquad \qquad$ $x[5] \leq -1.77$

 $x[8] \leq x \leq -0.30$ $\leq x[4] \leq x \leq -0.26$ $\leq x[6] \leq x \leq -0.93$ $\leq x[2] \leq x[2] \leq 0.47$

-1.96) (2.04) (2.04) (2.04) (2.04) (-0.02) (2.04) (1.18

t (clock cycles)

27/11/2023 Conifer: BDTs on FPGAs - Sioni Summers

- For a forest: aggregate over all trees normally summation, but can be other e.g. some quantile
- A parallel addition also uses a kind of tree: adder tree (like "pairwise reduce")

Scheduling - Forest

- Did we achieve what we described?
- Vitis HLS Schedule Viewer in GUI
	- Number of trees = 20
	- Tree from previous slides is one of them
- All tree inferences performed in parallel
- Tree scores summed in pairs
- Total latency: 7 clock cycles

35

t (clock cycles)

Resource Usage - Trees

- Each tree uses independent logic
- Resource usage depends on structure of the tree
- Since thresholds are 'baked in' to comparisons, resource usage of each '>=' can depend on the threshold value as well
- Can see up to factor 2 difference in LUT usage of different trees
- Normally FFs would also be used but this model must be too trivial…

27/11/2023 Conifer: BDTs on FPGAs - Sioni Summers

Exercise 1 - mini quiz

• Given what we now know about the implementation, how do you expect the resources and latency to vary with number of

trees and depth?

27/11/2023 Conifer: BDTs on FPGAs - Sioni Summers

- We've discussed Boosted Decision Trees (BDTs) and how they work algorithmically
- We've discussed FPGAs and their features that make them suitable for high performance computation
- We've discussed the conifer library for BDTs in FPGAs
	- How the inference algorithm is designed for low latency and high throughput 'inverting the problem'
	- We looked at how that's written in HLS
	- We looked at how that HLS synthesizes to the intended design
- Some useful guiding principles:
	- Think about how the problem should map onto parallel and pipelined logic *before* writing code
		- That said sometimes with HLS it's easier to just write the code and see what happens
	- Think 'branchless': the logic is always doing something, but sometimes you don't use its result
- Next we will get a first hands on with conifer

Section 1 summary

Break

Exercise 1

- Conifer conversion and HLS walkthrough
- Clone the GitHub repository and work through notebook part 1
	- git clone https://github.com/thesps/conifer-tutorial
	-

- If you go through it fast, try changing things like training a model with a different size (number of trees, maximum depth)

• Return for a summary…

FPGAs, HLS, and Boosted Decision Trees with

JConifer

Section 2

VHDL

- conifer also has a hand-written VHDL implementation
- We won't use it extensively today but it can be interesting to compare side-by-side the HLS with the VHDL
- Notebook part 1b will walk you through it
- To the right is the VHDL version of the tree traversal that we previously saw in HLS
- The main difference is that we have to do the scheduling of operations to clock cycles ourselves in VHDL
	- Each 'if rising_edge(clk) then' registers a signal
	- It can be very unintuitive the latency of this section of code depends on the maximum depth of the tree

```
activation(0) \leq true; -- the root node is always active
 for i in 1 to nNodes-1 generate
   LeftChild:
  if i = iChildLeft(iParent(i)) generate
     process(clk)
     begin
       if rising_edge(clk) then
         activation(i) <= comparisonPipe(depth(i))(iParent(i))
                           and activation(iParent(i));
       end if;
     end process; 
   end generate LeftChild;
   RightChild:
  if i = iChildRight(iParent(i)) generate
     process(clk)
     begin
       if rising_edge(clk) then
         activation(i) <= (not comparisonPipe(depth(i))(iParent(i)))
                            and activation(iParent(i));
       end if;
     end process; 
   end generate RightChild;
 end generate GenAct;
```
42

GenAct:

Building accelerators

-
- We need to add interfaces for the data I/O
- Preferred way to do this is with AXI
	- Then we can transfer data via Direct Memory Access (DMA) host \rightarrow card \rightarrow host
- After synthesizing our block with Vitis HLS, we run Vitis by invoking v++ to 'link' our design
- Under-the-hood it runs Vivado for full Place and Route

```
void times_2(int N, int* x, int* y){
   #pragma hls interface mode=m_axi port=x offset=slave bundle=gmem
   #pragma hls interface mode=m_axi port=y offset=slave bundle=gmem
 for(int i = 0; i < N; i++){
    #pragma hls pipeline
    y[i] = x[i] * 2; }
<u>}</u>
```


Building accelerators

- We can target Xilinx FPGAs as accelerators using Vitis
- We need to add interfaces for the data I/O
- Preferred way to do this is with AXI
	- Then we can transfer data via Direct Memory Access (DMA) host \rightarrow card \rightarrow host
- After synthesizing our block with Vitis HLS, we run Vitis by invoking v++ to 'link' our design
- Under-the-hood it runs Vivado for full Place and Route

```
void times_2(int N, int* x, int* y){
   #pragma hls interface mode=m_axi port=x offset=slave bundle=gmem
   #pragma hls interface mode=m_axi port=y offset=slave bundle=gmem
 for(int i = 0; i < N; i++){
     #pragma hls pipeline
    y[i] = x[i] + 2; }
<u>}</u>
```
Building accelerators

- In conifer we add a section to the configuration to specify the target FPGA and some settings
	- An important one is the data type of the data on the bus
	- The default is float, cast to ap_fixed in FPGA
- conifer adds some HLS dressing to read/ write data and execute inference in a variable bound loop (like Alveo example)

```
void copy_input(int n, accelerator_input_t* x_in, input_arr_t x_int){
  for(int i = 0; i < n features; i++){
   x\_int[i] = x\_in[n_features*n + i;
 }
}
void copy_output(int n, score_arr_t score_int, accelerator_output_t* score_ou
  for(int i = 0; i < BDT::fn_classes(n_classes); i++){
     score_out[BDT::fn_classes(n_classes)*n + i] = score_int[i];
  }
}
void myproject_accelerator(int N, int& n_f, int& n_c, accelerator_input_t* x,
  #pragma HLS interface mode=m_axi port=x offset=slave bundle=gmem0
  #pragma HLS interface mode=m_axi port=score offset=slave bundle=gmem0
   #pragma HLS interface mode=s_axilite port=N
   #pragma HLS interface mode=s_axilite port=n_f
   #pragma HLS interface mode=s_axilite port=n_c
  n_f = n_f = n
   n_c = BDT::fn_classes(n_classes);
  for(int n = 0; n < N; n++){
     #pragma HLS pipeline
     input_arr_t x_int;
     score_arr_t score_int;
     copy_input(n, x, x_int);
     bdt.decision_function(x_int, score_int);
     copy_output(n, score_int, score);
 }
}
```
Forest Processing Unit

- So far we looked at 'static' BDT evaluation
	- One trained model \rightarrow one HLS function \rightarrow one IP \rightarrow one bitfile
	- So if the model changes at all, we need to redo everything \rightarrow takes hours!
-
- HLS

• In next section we will look at a more dynamic & reconfigurable implementation called "Forest Processing Unit" (FPU)

• It's still implemented with HLS, so will be a first look at going away from fixed-latency, fixed-function types of designs using

- We would like a base design that can perform inference of ~any BDT model afterwards (within some limits)
- And we would like to take advantage of the FPGA to get good performance (fast inference)
- **Idea 1**: represent the BDT as data, operate inference on that data, and load new data for a new model
- **Idea 2**: parallelise over trees by having independent 'Tree Engines', aggregate their output for the model

- **Idea 1**: represent the BDT as data, operate inference on that data, and load new data for a new model
- Use a data representation like we already used, and map to BRAMs
	- Many independent small memories
- Store one node at one address, child indices are pointers to other addresses

- **Idea 1**: represent the BDT as data, operate inference on that data, and load new data for a new model
- To perform inference of a model on some data we need to:
	- Read the next node
	- Compare the appropriate feature with the threshold
	- Get the pointer to the next node
- Question: what would be the pipeline initiation interval of this loop?


```
void TreeEngine(T X[NVARS], DecisionNode nodes[NNODES], U& y){
  ap\_int <b>ADDRBITS</b> > i = 0;auto node = nodes[i];
   node_loop : while(!node.is_leaf){
     #pragma HLS pipeline
     i = X[node.feature] <= node.threshold ? 
                              node.child_left : node.child_right;
```


27/11/2023 Conifer: BDTs on FPGAs - Sioni Summers

FPU Design

- **Idea 2**: parallelise over trees by having independent 'Tree Engines', aggregate their output for the model
- Put as many Tree Engines as will fit in the FPGA
- Number of Tree Engines will constrain the model size that fits

- **Idea 2**: parallelise over trees by having independent 'Tree Engines', aggregate their output for the model
- Put as many Tree Engines as will fit in the FPGA
- Number of Tree Engines will constrain the model size that fits

```
U y\_{\rm acc} = 0;
for(int i = 0; i < NTE; i+1){
  #pragma HLS unroll
  U y_i = 0; TreeEngine(X, nodes[i], y_i);
 y\_{acc} += y_i;
}
```


FPU System Design

- Putting it together
	-
- One function that has arguments for both BDT-data and inference-data, and an 'instruction' parameter for what to do • Define the node memories as static to keep the data in between function calls
	- Load nodes once, perform inference later whenever (multiple times)
	- Later load new nodes for a different model..
- This code is a simplified view of that:

- void fpu_top_level(int* X, int* y, int instruction, DecisionNode* nodes){
	-

```
 #pragma interface …
  static DecisionNode nodes_internal[NTE][NNODES];
  #pragma HLS array_partition variable=nodes_int dim=1
 if(instruction == 0){
    load nodes(nodes, nodes internal);
   }
  if(interror of == 1){
    decision_function(X, y);
 }
}
```
FPU Floorplan

- FPU with 200 Tree Engines in Alveo U50
	- Each TE is highlighted in colour (with a repeating cycle)
- BRAMs for nodes are in columns
- Logic near BRAMs is TE inference logic

FPU Floorplan

- FPU with 100 Tree Engines in pynq-z2
	- Each TE is highlighted in colour (with a repeating cycle)
- BRAMs for nodes are in columns
- Logic near BRAMs is TE inference logic

BRAM column

27/11/2023 Conifer: BDTs on FPGAs - Sioni Summers

Section 2 summary

- We've looked at some steps beyond the first model-specific HLS
- Hand-written VHDL implementation of the same code
- Building accelerators from the model-specific HLS
- Designing reconfigurable architectures with HLS the Forest Processing Unit
	- A design where the specific BDT model is unknown at build time, and loaded later as data
- Next we will try these three things
- Note: in the exercises we will run some 'accelerators'
	- Probably in practise they will actually be 'decelerators'
	-

- There are some examples where they give a real speed up, but it typically requires a large model and lots of data (batch size)

Break

Exercise 2

- Part 2a : building a static accelerator (Model-specific HLS → bitfile → runtime)
	- Will take around 1 hour of build time
- Part 2b: FPU hands on (straight to inference after downloading the bitfile)
	- Need to share access to the FPGA cards so don't all try this at once
- Part 1b: if waiting for a synthesis or access to an Alveo try this VHDL notebook

Summary

- We have looked in detail at the conifer package for BDT inference on FPGAs
- We've gone through the different implementations and learned some more about HLS and FPGA programming
- This afternoon we will look at hls4ml for NNs on FPGAs

