# DRD3 - Solid State Detectors Research Proposal -DRD3 Proposal Team July 10, 2023

# 5 Contents

6	1	Scope of the DRD3 collaboration	3
7		1.1 The DRD3 working group structure	3
8		1.2 Strategic R&D	3
9		1.3 Common R&D	4
10	<b>2</b>	WG1: Monolithic CMOS sensors	6
11		2.1 WG1 Research Goals	6
12			9
13		2.3 Resource need evaluation	12
14	3	WG2: Sensors for tracking and calorimetry	<b>14</b>
15		3.1 WG2 Research Goals	14
16	4	WG3: Radiation damage and extreme fluence operation	16
17		4.1 Radiation damage and hardening studies at material level	16
18		4.2 Radiation damage and hardening studies at device and system levels	17
19		4.3 WG3 Reasearch Goals	18
20	<b>5</b>	WG4: Simulation	19
21		5.1 Activities	19
22		5.2 WG4 Research Goals	19
23	6	WG5: Techniques, infrastructures and facilities for sensors character-	
24			<b>21</b>
25			21
26		6.2 WG5 Research Goals	22

27	7	WC	6: Wide bandgap and innovative sensor materials	<b>23</b>
28		7.1	Diamond	23
29		7.2	Wide-band semiconductor	24
30		7.3	WG6 Research Goals	24
31	8	WG	<b>F7:</b> Sensor interconnection techniques	26
32		8.1	Maskless interconnections: anisotropic conductive films or pastes (ACF,	
33			ACP)	26
34		8.2	Improvement and diffusion of classical interconnection technologies	27
35		8.3	3D and vertical integration for High Energy Physics silicon detectors	28
36		8.4	WG7 Research Goals	28
37	9	WG	88: Outreach and dissemination	30
38		9.1	Disseminating knowledge on solid-state detectors to people working in	
39			high-energy physics	30
40		9.2	Disseminating knowledge on solid-state detectors to high-school students	
41			and the general public	31
42		9.3	WG8 Research Goals	31
43	10	List	t of DRD3 research goals $(2024 - 2026)$	32
44	11	$\mathbf{Rel}$	ationship between work packages and research goals	35
45	12	Pat	h to the DRD3 collaboration	39
46		12.1	Funding for DRD3 strategic R&D	39
47		12.2	Funding for DRD3 blue-sky R&D,	40
48		12.3	Funding for DRD3 operation	40
49		12.4	Funding presently available in the RD50 collaboration	40
50	13	Acr	conyms used in the proposal	41
51	14	Ref	erences	43

### <sup>52</sup> 1 Scope of the DRD3 collaboration

The DRD3 collaboration has the dual purpose of pursuing the realization of the strategic developments outlined by the Task Force 3 (TF3) in the ECFA road map [1] and promoting blue-sky R&D in the field of solid-state detectors.

Presently, the DRD3 proto-collaboration comprises about 100 groups, 75% from 57 Europe [2].

#### 58 1.1 The DRD3 working group structure

The DRD3 structure is based on grouping activities broadly focused on common goals. At the moment, the following eight working groups are foreseen [2]:

- WG1 Monolithic CMOS Sensors
- WG2 Sensors for Tracking and Calorimetry
- WG3 Radiation damage and extreme fluences
- WG4 Simulation
- WG5 Characterization techniques, facilities
- WG6 Wide bandgap and innovative sensor materials
- WG7 Interconnect and device fabrication
- WG8 Dissemination and outreach

The work in the WGs is organized around research goals (RG), presented in the subsequent sections of this document.

#### 71 1.2 Strategic R&D

<sup>72</sup> The four strategic Detector R&D Themes (DRDT), identified in the ECFA roadmap <sup>73</sup> process [1], are shown in Table 1:

DRDT 3.1	DRDT 3.2	
CMOS sensors	Sensors for 4D-tracking	
DRDT 3.3	DRDT 3.4	
Sensors for extreme fluences	A demonstrator of 3D-integration	

Table 1: The four strategic DRDTs of the DRD3 collaboration

The activities of five WGs map directly into a DRDT, while three WGs are transversal, and their activities benefit all DRDTs. The relation between DRDTs and WGs is shown in Fig. 1.




Figure 1: Relationship between DRDTs and Working Groups (WGs)



Figure 2: Timeline of the near-term R&D

Figure 2 shows the timeline of experiments that are already planned or at the proposal
level. In the following, their needs are used to define the most important strategic R&D
for the next few years.

The implementation of the strategic R&Ds, as defined by the road-map, will happen via several work packages (WP), each focused on a given topic. The envisioned WPs are listed in Table 2. Additional WPs might be defined.

#### 83 1.3 Common R&D

One of the main goals of the DRD3 collaboration is to foster blue-sky research and collaboration among groups. The main tool to achieve these goals is creating a fund to finance selected common projects (CP). It is foreseen that each proposed CP finds 50% of the financing among the proponents, while DRD3 finances the other 50%. In order to access the DRD3 contribution, each CP has to be presented to the collaboration to be evaluated. This research fund is financed by an annual fee of about 2,000 CHF each institute must pay.

<sup>91</sup> Figure. 3 graphically shows the DRD3 research structure.

DRDT	WP	Title
3.1	1	DMAPS: spatial resolution
3.1	2	DMAPS: timing resolution
3.1	3	DMAPS: read-out architectures
3.1	4	DMAPS: radiation tolerance
3.2	5	4D tracking: 3D sensors
3.2	6	4D tracking: LGAD
3.3	7	Extreme fluence: wide band-gap materials (SiC, GaN)
3.3	8	Extreme fluence: diamond based detectors
3.3	9	Extreme fluence: silicon detectors
3.4	10	3D Integration: fast and maskless interconnect
3.4	11	3D Integration: in house post-processing for hybridization
3.4	12	3D Integration: advanced interconnection techniques for detectors
3.4	13	3D Integration: mechanics and cooling

Table 2: DRD3 work packages. Additional WPs can be added.




Figure 3: The DRD3 structure

### 92 **WG1: Monolithic CMOS sensors**

WG1 aims to advance the performance of monolithic CMOS sensors for future tracking 93 applications, tackling the challenges of very high spatial resolution, high data rate, and 94 high radiation tolerance while maintaining low mass, covering very large areas, reduc-95 ing power, and keeping an affordable cost. WG1 will explore high-precision timing for 96 applications such as Timing Layers and in full 4D tracking. It will also consider appli-97 cation in the electromagnetic section of a High Granularity Calorimeter. WG1 includes 98 the design and experimental evaluation of fabricated sensors, and the development of 99 suitable data acquisition systems. WG1 will benefit from synergies and common areas 100 with other DRD3 WGs, and close collaboration with DRD7 for readout architectures 101 and DRD8 for integration (DRD8 still to be formed). 102

#### <sup>103</sup> 2.1 WG1 Research Goals

The R&D program can be divided into three phases according to the timelines of the 104 strategic programs: (i) the initial stepping stones developments of ALICE-3, LHCb-2, 105 EIC, Belle-3, ATLAS, CMS, and HGCAL (DRD6); (ii) the subsequent further develop-106 ments for e<sup>+</sup>e<sup>-</sup> colliders; (iii) and, lastly, the R&D for MC and FCC-hh. This proposal 107 details the deliverables for the first R&D phase up to 2027 and highlights the R&D path 108 from 2027 on. Several research goals (RG) and common areas (CA) are identified to be 109 developed in available technology processes. The specification values below are expected 110 to be reached in at least one technology by the end of the first phase (< 2027). 111

- **RG 1.1: Spatial resolution**  $\leq 3 \mu m$  position resolution;
- **RG 1.2: Timing resolution** Towards 20 ps timing precision;
- **RG 1.3: Readout architectures** Towards 100 MHz/cm<sup>2</sup>, and 1 GHz/cm<sup>2</sup> with 3D stacked monolithic sensors;
- **RG 1.4: Radiation tolerance** Towards 10<sup>16</sup> n<sub>eq</sub>/cm<sup>2</sup> NIEL and 500 MRad TID;
- CA 1.1: Interconnection and data transfer;
- CA 1.2: Integration;
- CA 1.3: Non-silicon materials;
- CA 1.4: Simulation and characterisation.

The R&D deliverables are Multi-Project Wafer (MPW) submissions in different technologies and foundries as presented in Fig. 4. They cover four research goals to address the strategic program performance requirements outlined in the EFCA Detector R&D roadmap [1]. The MPW features and timeline are summarized in Fig. 4, while more details on the potential and complementarity of the various technologies are presented in the following section. Once the DRD3 collaboration is formed, the MPW details will be fine-tuned to ensure proper coverage of all the parameters. Developments in the common areas within DRD3 and with other DRDs will also be better defined. Particularly this can concern developments of complex readout architectures and first evaluation of the 3D integration of a sensitive CMOS chip with an independent digital chip in collaboration with DRD7.

ORAFT

DRD3	DRD3 VG1 Monolithic CMDS	Assess technology perform	ance for each RG - handle techn time scale	Assess technology performance for each RG - handle technical solution options for strategic programs of LS4 time scale	r strategic programs of LS4	Toward 4D-tracking for future colliders
Re	Timeline	2024	2025	2026	2027	<u>≳</u> 28
sea	Technologies		For	Foundry submissions and Milestonses (MS)	tonses (MS)	
arch Go	ТРЅСо (TJ) 65 nm	design MPW1.1	submit MPW1.1 mid-2025 design MPW1.2	evaluate MPW1.1 submit MPW1.2 Q4-2026	C PuldM oten demo	design/submit/evaluate MPW1.3-1.n
pals	TJ/TSI 180 nm, LFoundry 110/150 nm, IHP 130 nm	design MPW1.1 submit MPW1.1Q4-2024	evaluate MPW1.1 design MPW1.2	submit MPW1.2 Q1-2026	cyalyace rif w 1.C	(possibly including in common submissions ER designs for dedicated experiments)
R0 Posit precis	TPSCo (TJ) 65 nm	electrode sizelshapel 12 <sup>-e</sup> ER splits, thin ep optimized for high cha	electrode site/shape/pitch, process variants 12ª ER splits, thin epitaxial layer, stitching optimized for high channel density (low pitch)			
tion	T.J/TSI 180 nm, LFoundry 110/150 nm, IHP 130 nm	electrode size/shape/pitch, wafe 8" ER or I	electrode sizelshapelpitch, wafer typerhickness, process variants 8* ER or MLM splits	MS1 establish position precision versus technology, channel	MS5 handle technical solutions for	
RG Timing pr	TPSCo (1J) 65 nm	similar optimized for fast signal co	similar to PIG1 optimized for fast signal collection speed and high S/N	out mode n versus inel	verrex upercoor (ALLICE-3, LICE) 2, Belle-3, CMS(ATLAS) 1) high radiation tolerance/rate technlogies > 85 nm	
_	T.J/TSI 180 nm, LFoundry 110/150 nm, IHP 130 nm	similar optimized for fast signal co including gai	similar to RIC1 optimized for fast signal collection speed and high S/N including gain layer option	ice of power	2) riigh onaithe laensity, sitoring TPSCo 65 nm MS6	
RG Reac archite commo DRI	TPSCo (TJ) 65 nm	digitallbinary, synchr optimised to features of RC power distribution and contr	digitalRinary, synchronouslasynchronous optimised to features of RG1 and RG2 at medium rates power distribution and control in large size stitched matrix	oonsumption MS4 establish radiation tolerance provide guidlenies for choice of	nanote recrimical solutions for Central Tracking (ALICE-3, EIC, LHCb-2, Belle-3), Timing Layers (ALICE-3, ATLAS, CMS) with with dimension TDSC C EE cm	
lout cture n with	T.J/TSI 180 nm, LFoundry 110/150 nm, IHP 130 nm	digital/binary, synchr optimised to features of RG1 an	digitallbinary, synchronouslasynchronous optimised to features of RG1 and RG2 at medium and high rates	subsuates select/merge MPW1.1 features add new technology features	Mandle technical solutions for	merge h is and varous recrinology achievements is selected technologies, extend all to stitching implement 3D integration
RG Radia tolera	TPSCo (1J) 65 nm	process fea	process features in splits	submit configurations for Vertex Detector, Central Tracking, Timing Layers, HGCAL	iow power wro and wr precision timing, at medium and high rates	consider tiner nodes and new materials
tion	T.J/TSI 180 nm, LFoundry 110/150 nm, IHP 130 nm	variants of substrates (Cz, epita	variants of substrates (Cz, epitaxial), resistivity, p-type and n-type			
	Interconnection & data transfer WG7/IDRD7	3D integration demonstrator -	· Т.J 180 (65) nm ClS (sensing) + 130	30 integration demonstrator - TJ 180 (85) nm CIS (sensing) + 130 (85) nm CMOS (high rate/precision timing at high chan, density)	n timing at high chan. density)	
Common	Integration & cooling VG7/DRD8	develop li	ght mechanical designs and coolir	develop light mechanical designs and cooling. systems optimized to power consumption	sumption	
Areas	Non-silicon materials ¥G6/DRD7		qualifyradiati	qualify radiation tolerance		
	Simulation & characterization WG4/WG5		develop dedicated m	develop dedicated monolithic CMDS tools		

Figure 4: WG1 research goals and technology developments planning

#### 132 2.2 Technology processes

The technology processes shortly introduced below complement one another in terms of features that are beneficial for the research goals of monolithic sensors in DRD3. All of the described technologies are accessible to the HEP community, usually through direct collaboration with institutes or through framework contracts with the foundries. The features available in these technologies are attractive for HEP detectors as their combination provides a complementary set of parameters to optimize the performance of future monolithic sensors:

- Wafer sizes of 200 mm and 300 mm;
- High resistivity bulk through high resistivity epitaxial and Czochralski substrates
   of p- and n-type;
- Processes with node sizes ranging from 65 nm to 180 nm and potential to optimize
   implant designs for charged particle detection (e.g. radiation hardness, timing
   resolution, etc.);
- 146 147

• Availability of MPWs and/or dedicated engineering runs with large reticles (in some cases including options of reticle stitching or 3D stacking to logic wafers).

**TPSCo 65 nm** Developing the 65 nm technology to achieve the highest position 148 precision in large area sensors is a clear goal. This technology uses an epitaxial layer, 149 which is currently fixed at 10  $\mu$ m. It features seven metal layers at this stage and the 150 manufacturer offers engineering run submissions in 300 mm wafers. The stitching method 151 to reproduce the reticle pattern  $(25 \text{ mm} \times 32 \text{ mm})$  can be used to allow large sensitive 152 areas over a full wafer. Wafers can be thinned to much less than 50  $\mu$ m. The small 153 technology node allows the highest channel density achieved so far with pitches below 20 154  $\mu$ m. Fully exploiting this high granularity potential will however need development of 155 low-power readout coupled with a specific voltage distribution to cope with large active 156 areas. The potential for a precise timing measurement will also be evaluated for the 157 characteristic features of this technology. To further extend the ability to implement new 158 functionalities and to increase the rate capability, at high channel density, 3D stacking 159 of the analog sensitive component with a separate logic wafer will also be explored. 160 Developments in the TPSCo 65 nm technology are recent and have been driven by 161 the ALICE ITS3 project. A dedicated engineering run for ITS3 is foreseen in spring 162 2024. It will substantially advance the knowledge of the technology and also offer the 163 possibility for few development chiplets developed by experts having contributed to the 164 first submissions. In the first R&D phase proposed above, two engineering runs are 165 currently planned, the first one around mid-2025, and the second early 2026. They will 166 include the development of complex architectures, in collaboration with DRD7, that 167 eventually could be ported to other technologies. 168

LFoundry 110 nm The LF11IS is an automotive-grade CMOS Image Sensor node offering a six aluminum Back-End Of Line (BEOL) stack. Access to fabrication is possible through regular MPW and Multi-Layer Mask (MLM) runs. The foundry allows

for custom high-resistivity substrates on Front-Side Illuminated (FSI) and/or Back-Side 172 Illuminated (BSI) process flows, including the possibility of using a dedicated maskset 173 for backside lithography. While the maximum reticle size is  $26 \text{ mm} \times 32 \text{ mm}$ , the LF11IS 174 technology has a stitching option. The technology has developed sensors on active fully-175 depleted thicknesses ranging from 50 to 400  $\mu$ m. The flexibility of the foundry process 176 and product engineering teams allow exploring multiple wafer splits (n-epi thickness, 177 n- or p-type starting substrate, substrate resistivity, implementation of a gain layer 178 creating a monolithic LGAD, FSI or BSI process on different wafer thicknesses). In 179 the framework of ARCADIA, INFN and LFoundry agreed on the terms to allow for 180 the participation of third-party design groups to joint production runs. In this case, the 181 third-party design group will be provided with regular access to the CMOS LF11IS iPDK 182 (Interoperable Process Design Kit) for the implementation of proprietary architecture 183 and sensor designs. Other than providing a library of signal samples for the chosen 184 sensor geometry, INFN handles the sensor integration to the third-party design and 185 final Design Rule Checking (DRC) of the design database during the preparation for 186 the tapeout. This option enables a straightforward, low-risk, and very fast ramp-up of 187 the R&D on sensors using LF11IS technology for new groups and design teams. This 188 technology will develop 100 ps, 100  $\mu$ m pixels (20-30 ps with additional gain layer). It 189 will use n-epi active layer on  $p^+$  substrate or high resistivity n-type substrate, thinned 190 down to 100-400  $\mu$ m. 191

IHP 130 nm The Silicon Germanium BiCMOS 130 nm process from IHP micro-192 electronics combines state-of-the-art Heterojunction Bipolar Transistors (HBTs) per-193 formance and the advantages of a standard CMOS process. HBTs are ideal for high-194 performance timing applications thanks to their enhanced bandwidth and a better noise-195 power ratio than CMOS transistors. The process features a large n-well collection elec-196 trode that hosts the electronics. A nested p-well contains nMOS and PNP-HBT transis-197 tors. Isolation of the bulk of pMOS transistors from the collection n-well will be explored 198 in future submissions. A small-scale demonstrator achieved a timing resolution of 20 ps 199 at an analog power density of 2700  $\rm mW/cm^2$  and 30 ps at 360  $\rm mW/cm^2$ . Preliminary 200 radiation characterization shows good radiation tolerance. Sensors are implemented 201 in high resistivity substrates up to 4 k $\Omega$  cm and can be equipped with a Picosecond 202 Avalanche Detector (PicoAD) gain layer for improved timing performance. The latest 203 prototype with a 50  $\mu$ m pixel pitch targets sub-10 ps timing resolution. 204

LFoundry 150 nm The LFoundry 150 nm process (LF15A) is a mixed digital/high-205 performance analog, high-voltage CMOS technology node. It features up to six layers of 206 aluminum interconnection, with the possibility of an additional thick layer of top metal, 207 particularly suited to efficiently route power supplies to large pixel matrices. This process 208 includes as well a deep p-well layer which is useful for embedding digital logic inside the 209 collecting electrode. The foundry offers standard and high-resistivity wafers, and has 210 shown to be open to process modifications. There are typically two MPW shuttle runs 211 organized per year. MLM engineering runs are also possible and can be particularly 212 cost-effective for joint submissions handled by several teams. The LF15A technology 213 has been successfully used in the past years for tracking based CMOS demonstrators 214 (e.g. LF-CPIX, LF-MONOPIX chips, and RD50-MPW chips) and for non-amplified 215

CMOS timing sensor concepts with performance better than 100 ps (CACTUS chips). 216 Characterization of irradiated samples has shown the technology to be radiation tolerant 217 up to dose levels suitable for the innermost layers of tracking detectors at the HL-LHC. 218 The community is currently negotiating a framework agreement with this foundry to 219 produce a certain number of submissions over a fixed period, taking advantage of special 220 conditions and potentially lower production costs. This technology will develop fully 221 depleted 50-250  $\mu$ m thin sensors, with <25  $\mu$ m pixels and use >2 k $\Omega$ ·cm high resistivity 222 substrates. It will also explore 30 ps/MIP timing with 250  $\mu$ m pixels. 223

**TSI 180 nm** The TSI Semiconductors 180 nm is a high-voltage CMOS technology. 224 As part of its standard layer stack, it has a deep n-well, typically used to host low-voltage 225 readout electronics while isolating them from the high-voltage substrate. It also has a 226 deep p-well that integrates digital readout electronics within the deep n-well. It features 227 a total of seven metal layers. TCAD models are available. Fabrication on high-resistivity 228 substrates is possible, and the foundry can manufacture designs on wafers provided by 229 the customer. Stitching is possible too. The maximum reticle size is 2.1 cm  $\times$  2.3 cm. 230 High-voltage CMOS sensors in this technology have demonstrated a time resolution of 2.4 231 ns at low noise rates and shown an excellent performance concerning efficiency and noise 232 even after irradiation with protons and neutrons with fluence up to  $2 \times 10^{15} n_{eq}/cm^2$ . 233 The smallest pixel pitch demonstrated so far is 25  $\mu$ m. Submissions to this foundry are 234 engineering runs, although wafer sharing is possible. TSI 180 nm is the technology for 235 the pixel tracker of the Mu3e experiment (MuPix), and LHCb is considering it for the 236 proposed Mighty Tracker upgrade (MightyPix). Sensors in this technology have been 237 thinned down to 50 and 70  $\mu$ m, and demonstrated to work efficiently in the framework 238 of the Mu3e experiment (50  $\mu$ m for the vertex layers, and 70  $\mu$ m for the outer tracker 239 This technology has been used to develop prototypes and final sensors for lavers). 240 several other particle physics applications (e.g. CLICpix, ATLASpix), for test beam 241 instrumentation (e.g. TelePix), and for applications in space (e.g. AstroPix). The TSI 242 process is layout compatible with the aH18 process of ams-osram. 243

**TowerJazz 180 nm** The Tower Semiconductor 180 nm CMOS imaging process is 244 well-established in the HEP community. It provides cost-effective manufacturing and 245 prototyping on 200 mm wafers. It features six metal layers plus the possibility for a final 246 thick metal layer that can be used to facilitate signal and power distribution. The pro-247 cess includes deep p-wells to allow full CMOS functionality to embed digital and analog 248 electronics side-by-side in the pixel. The foundry offers to produce on foundry-supplied 249 and customer-supplied (after approval) wafer stock. Sensors have been successfully pro-250 duced on epitaxial (up to 30  $\mu$ m thickness) and high-resistivity Czochralski substrates, 251 with a typical device thickness of 100  $\mu$ m although the community has experience also 252 with 50  $\mu$ m and 300  $\mu$ m devices. Through close collaboration with the foundry, the 253 implantation profiles can be optimized for specific sensor needs, which has been done 254 successfully to achieve high radiation hardness. The possibility to combine different im-255 plants in the pixel and optimize implantation profiles together with Tower engineers will 256 be an essential means to develop optimized sensors for radiation hardness and timing 257 capabilities. Prototyping takes advantage of regularly offered MPWs (up to four yearly 258 shuttle runs). Also, MPW runs allow process modifications in individual layers related 259

to charge collection. This process has been successfully used recently for a large family of
small-electrode monolithic CMOS sensors ranging from ALPIDE and MIMOSIS sensors
to radiation hard sensors like TJMonoPix and MALTA. With a reticle size of 30 mm ×
25 mm, it provides sufficient space to prototype multiple sensors in a single engineering
run for maximum processing flexibility and cost-effective prototyping.

**3D** stacking option Recently Tower Semiconductor and its European representa-265 tive company Etesian have advertised the possibility of using waferstacking of the 180 nm 266 CMOS Image Sensors (CIS) to its 130 nm mixed signal CMOS. The foundry performs 267 the stacking, and it is offered to customers through a PDK. The 3D stacked 180 nm CIS 268 + 130 nm CMOS is also accessible through regular MPWs organized by the foundry. 269 This 3D stacked technology promises the potential for HEP sensors as 3D-stacked mono-270 lithic sensors with an optimized sensor layer and a 130 nm signal processing layer for 271 more complex logic as required for high-rate and timing applications. The radiation 272 tolerance is expected to be the same as that of the individual processes. This technol-273 ogy will develop 3D stacking, timing through different geometries with/without internal 274 gain, and on-sensor time-stamping. It will use different resistivity substrates to expand 275 to high radiation tolerance. Knowledge obtained in a medium node size (180 nm, 130 276 nm) provides cost-effective information on 3D integration that can be transferred to the 277 65 nm 3D stacked CIS + CMOS also offered by Tower.278

#### 279 2.3 Resource need evaluation

The cost of the program to achieve the performance requirements as in Fig. 4 is estimated to be around 4 MCHF. This estimate is based on the present knowledge of the foundry costs in each technology and it assumes two submissions per technology. It includes thinning and dicing of the wafer, and also characterization costs. The FTEs to deliver the program are estimated to be 40 FTEs for chip design, and 40 FTEs for experimental evaluation and development of suitable data acquisition systems. The estimated FTEs include a fraction of students and fellows.

<sup>287</sup> The summary of the research goals and common activities is presented in Table 3.

	WG1 research themes, estimated cost	and FTE <2027	
	Description	Cost [kCHF]/y	FTE/y
RG 1.1	Spatial resolution: $\leq 3 \ \mu m$ position resolution		
RG 1.2	Timing resolution: towards 20 ps timing preci-		
110 1.2	sion		
	Readout architectures: towards $100 \text{ MHz/cm}^2$ ,		
RG 1.3	and 1 $\mathrm{GHz/cm^2}$ with 3D stacked monolithic sen-		
	sors		
RG 1.4	Radiation tolerance: towards $10^{16} n_{eq}/cm^2$		
103 1.4	NIEL and 500 MRad		
CA 1.1	Interconnection and data transfer		
CA 1.2	Integration		
CA 1.3	Non-silicon materials		
CA 1.4	Simulation and characterization		

Table 3: WG1 research goals and common activities for < 2027

#### 3 WG2: Sensors for tracking and calorimetry 288



WG2 aims to advance the performance of sensors for 4D tracking, and it is aligned with 289 the goals of DRDT2. The scope of WG2 is quite broad, as it addresses the R&D of 290 sensors for very different environments: vertex or tracker, low/high radiation, low/high 291 occupancy, low/high power, and low/high material budget. Presently, sensors with 4D 292 capabilities are foreseen in many systems, from Time-of-Flight systems with only 1-2 293 layers of sensors with the best possible resolution to large 4D trackers with many layers. 294 In this latter case, if the temporal resolution is good enough, recognition algorithms can 295 use four coordinates in the reconstruction, simplifying the pattern recognition. Broadly 296 speaking, the challenges at Hadron colliders are mostly linked to radiation levels (mainly 297 in the vertex detector) and high occupancy. In contrast, at lepton colliders, the challenges 298 are related to material budget and low power consumption. 299

#### WG2 Research Goals 3.1300

#### Spatial and temporal resolutions at extreme radiation levels 301

For this R&D, the new innermost layers of ATLAS/CMS and the LHCb velo pixel 302 systems are used as stepping stones for the formidable developments needed for FCC-hh 303

#### • RG 2.1 Reduction of pixel cell size for 3D sensors. 304

- 2024-2025: 3D sensors test structures with pixel size smaller than the current 305  $50 \times 50 \ \mu m^2$  or  $25 \times 100 \ \mu m^2$ 306
- 2026-2028: Large size 3D sensors with reduced pixel size. 307

#### • RG 2.2: 3D sensors with a temporal resolution of about 50 ps. 308

- 2024-2025: Production of a small matrix with pitch  $42 \times 42 \ \mu m^2$  or  $55 \times 55 \ \mu m^2$ 309 to be connected with existing read-out ASICS 310
- 2026-2028: Production of large-size sensors (using the selected geometry from 311 the R&D runs) and interconnection with custom-made read-out ASIC 312

#### Spatial and temporal resolutions at low radiation levels and low material and 313 power budgets 314

The phase 3 ATLAS/CMS upgrades might seek to introduce 4D layers at moderate ra-315 diation levels (a few 1E15 n/cm<sup>2</sup>), with a spatial resolution of about 10 - 30  $\mu$ m. Sensors 316 for lepton colliders require very low material budget and minimal power consumption. 317

#### • RG 2.3: LGAD Sensors with very high fill factor, and an excellent 318 spatial and temporal resolution. 319

– 2024-2025: LGAD test structures of different technologies (TI-LGAD, iL-320 GAD, RSD, DJ-LGAD), matching existing read-out ASICs. 321

<sup>322</sup> – 2026-2028: Large LGAD sensors based on the best performing technology.

#### • RG 2.4: LGAD sensors for Time of Flight applications

- 2024-2026: Production of LGAD (RSD) sensors with large size for Track ing/Time of Flight applications to demonstrate yield and doping homogeneity.
   Study of spatial and temporal resolutions as a function of the pixel size.
- 2026-2028: Structures produced with vendors capable of large-area produc tions to demonstrate the industrialization of the process.

	WG2 research goals, estimated cost and FTE $<2027$					
	Description	Cost [kCHF]/y	FTE/y			
RG 2.1	Reduction of pixel cell size for 3D sensors					
RG 2.2	3D sensors for timing $(50 \times 50 \text{ um}, < 50 \text{ ps})$					
RG 2.3	LGAD for 4D tracking $< 10 \text{ um}, < 30 \text{ ps}, \text{ wafer}$					
110 2.5	6" and 8"					
RG 2.4	RSD for ToF (Large area, $< 30 \text{ um}, < 30 \text{ ps}$ )					

Table 4: WG2 research goals for < 2027

RATE

15

#### <sup>329</sup> 4 WG3: Radiation damage and extreme fluence operation

This WG aims to provide a fundamental scientific understanding of radiation damage 330 processes in solid-state detectors and detector materials at low, high, and extreme ra-331 diation levels of up to  $5 \times 10^{18}$  cm<sup>-2</sup> and 5000 MGy, as anticipated for the forward 332 calorimeters in the FCC-hh after an integrated luminosity of 30  $ab^{-1}$ . The existing and 333 newly generated knowledge will be used to optimize the radiation tolerance of the various 334 detector types under development within the collaboration through defect and material 335 engineering, device engineering, and optimization of operational conditions. The work 336 is organized in two areas. The first is the study of the radiation damage mechanisms 337 in detector materials, including the formation of microscopic defects and their impact 338 on device performance; the second is the study and modeling of radiation damage to 339 devices. In both areas, the full range from very low to high fluences and finally up to 340 extreme fluences beyond  $2 \times 10^{16}$  cm<sup>-2</sup> has to be covered. The latter work covers the 341 Roadmap DRDT 3.3. on extreme fluence operation, while WG3 reaches deeply into all 342 four Roadmap DRDTs for solid-state detectors wherever radiation damage is of concern. 343

#### <sup>344</sup> 4.1 Radiation damage and hardening studies at material level

Understanding radiation damage at the microscopic level and the consequences on mate-345 rials and device properties is a necessary prerequisite for efficient and successful detector 346 development. Comprehensive investigations of defects generated in irradiated sensors 347 providing accurate evaluations of defect concentrations and trapping parameters can be 348 achieved by employing specific spectroscopic techniques based on capacitance or current 349 measurements (e.g. DLTS, TSC, TSCap). Such methods have been successfully applied 350 on fabricated silicon sensors up to fluences of about  $10^{15} n_{eq}/cm^2$ . They provide both the 351 characteristics of radiation-induced defects that are also fundamental input parameters 352 to sensor performance simulations under various conditions and knowledge for developing 353 material and defect engineering strategies. As the extrapolation of damage parameters 354 to higher fluences has proven to be too pessimistic, and the defect formation process 355 is not a linear function of fluence, further characterization work at higher fluences is 356 essential but exceeds the range of applicability of present experimental characterization 357 methods. Therefore, the understanding of the radiation damage at extreme fluences 358 requires, in addition, comprehensive modeling of defect generation, including the higher 359 order radiation-induced defects, and the employment of other techniques suitable for de-360 tecting defects in large concentrations, i.e., above  $10^{16}$  cm<sup>-3</sup>, such as EPR, FTIR, XRD, 361 Raman, and PL. Even more demanding is the understanding of radiation damage in wide 362 band gap (WBG) and other materials where presently, compared with silicon, signifi-363 cantly less knowledge exists. In addition, the changes of the fundamental semiconductor 364 properties (e.g., carrier mobilities, carrier lifetime) at extreme fluences are very poorly 365 known, although they are needed for any detector design work. These challenges will be 366 addressed in the years to come, starting with developing the defect-engineered strategies 367 for obtaining detailed and precise electrical characterization of point and cluster defects 368 generated by irradiations up to fluences of  $10^{16} n_{eq}/cm^2$  by means of DLTS, TSC, and 369

TSCap techniques. Highly irradiated devices (above  $10^{17} n_{eq}/cm^2$ ) will start to be investigated by EPR, FTIR, XRD, Raman and PL, to provide the needed information about the chemical structure of radiation-induced defects and their introduction rates, to be used in developing a realistic radiation model up to extreme radiation fluences. The change in the carrier lifetime and mobility will be evaluated from carrier lifetime and Hall effect measurements.

# 4.2 Radiation damage and hardening studies at device and system levels

The detector community will need a wide variety of radiation damage studies in the 378 near and long term. Tracking and timing detectors, including, for example, several 379 configurations of LGAD and 3D sensors, are already aimed at the earliest LHC up-380 grades. These will continue to need regular irradiations with various particle species 381 up to approximately  $5 \times 10^{16} n_{eq}/cm^2$ . Technology development in new directions will 382 also need radiation testing and radiation damage modeling; this includes large area and 383 thick silicon devices, applications for the LHCb and ALICE upgrades, the Electron-Ion 384 Collider, and space-based detectors. New efforts in high-granularity calorimetry and 385 quantum-imaging detectors are already seeking characterization within radiation con-386 texts. Devices proposed for later upgrades need radiation damage studies in the near 387 term too, for evaluation of monolithic active pixel sensors (MAPS), monolithic CMOS, 388 and ASICs. Within the community, there are already calls for facilities able to provide 389 up to  $10^{18} n_{eq}/cm^2$ , with multiple beam energies and species. TCAD and Geant4 sim-390 ulations are underway for new structures and require validation with data. Data are 391 urgently needed from both TCT instruments and testbeams, combined with dedicated 392 data collected by the LHC experiments for leakage current and depletion. 393

New materials are under exploration, requiring either new or extended parameter-394 ized models of their radiation damage response. These include all materials studied in 395 WG 6, particularly the wide bandgap semiconductors, which may benefit from reduced 396 cooling requirements. Radiation studies are also needed for new vertical and hetero-397 geneous integration techniques that are directly connected to materials improvements. 398 The foundational research toward understanding how fundamental material properties, 399 such as mobility, effective dopant concentrations, and carrier lifetimes, must also con-400 tinue and reach a more solid standing. The semiconductor detector community needs 401 to understand the validity limit of the current models (e.g., Hamburg Model) and un-402 derstand where the presently used non-ionizing energy loss (NIEL) hypothesis fails to 403 determine the best directions in defect and device engineering. We do not lose sight 404 of the fact that technology transfer beyond High Energy Physics, for example, medical 405 imaging, dosimetry, nuclear safety, and security, requires rigorous radiation validation. 406

The present community for developing radiation-tolerant semiconductor detectors includes many institutes comprising university groups and national laboratories. Regular training is being offered at nearly all of them to expand the community and develop expert junior researchers. Milestones to be achieved in the next three years include (i) improved or new models for new materials and extreme radiation conditions; (ii) <sup>412</sup> a transfer of information from models to simulations; and (iii) sufficient irradiation <sup>413</sup> facilities and test beam support for this diverse program. A critical milestone on the <sup>414</sup> timescale of six years is the reliable availability of facilities providing integrated fluence <sup>415</sup> on the order of  $10^{18} n_{eq}/cm^2$ , in both charged and neutral species.

#### 416 4.3 WG3 Reasearch Goals

	Estimated cost and FTE $<2027$					
	Description	Cost [kCHF]	FTE/y			
RG 3.1	Build up data sets on radiation induced defect					
11.6 5.1	formation in WBG materials					
RG 3.2	Develop silicon radiation damage models based					
110 5.2	on measured point and cluster defects					
	Provide measurements and detector radiation					
RG 3.3	damage models for radiation levels faced in HL-					
	LHC operation					
	Measure and model the properties of silicon					
RG 3.4	and WBG sensors in the fluence range $10^{16}$ to					
	$10^{18} n_{eq} cm^{-2}$					

Table 5: WG3 Research goals for < 2027

1 mm

### 417 5 WG4: Simulation

The simulation work will be dedicated to the development of common simulation packages, tools, and radiation models. There will be two lines of activities that will be pursued: TCAD tools and so-called MC tools. While the former is commonly used in sensor design, process simulation, and radiation damage modeling the latter are extensively tested in sensor performance evaluation (with particle and Transient Current technique) benefiting from much faster code and integration of other software packages e.g. GEANT4.

Another important activity in WG4 will be the continuation of radiation hardness modeling, bulk, and surface, starting from the defect level using mainly TCAD, but also MC tools. Radiation hardness models for WBS will be explored and developed.

The WG4 will be an important part of many Work Packages, from simulations of sensors development and performance in WG1, and WG2 to exploiting the defect investigation of WG3 to simulations of common tools usage (WG5) and WBS (WG6).

#### 431 5.1 Activities

<sup>432</sup> The following activities are foreseen in the WG4

- TCAD activities will focus on providing verification of tools (mainly Silvaco and Synopsis, but also looking to other tools emerging) implementation of new physics models (impact ionization, mobility parametrization etc.), exporting tools, communication with software companies (e.g. implementation of WGS) and keeping the implementation of common solutions to device simulations.
- TCAD simulations will be complemented with charge transport simulation tools 438 - Monte Carlo tools - allowing detailed studies of complex sensor performance. 439 Different tools have been developed so far, but currently, the most supported and 440 advanced tool is AllPix2, which will form the main/production framework, while 441 other tools will continue to be used as verification and development tools. It 442 is foreseen that improvements in MC simulations will eventually be integrated 443 into AllPix2. The biggest obstacle for Monte-Carlo tools is currently the lack 444 of implementing adaptive/time-dependent weighting and electric fields in induced 445 current simulations. 446
- Modeling of the radiation damage in simulations has been evolving over the last two decades, but there is not a general model that, starting from the defect levels, comprehensively describes all the macroscopic properties of silicon. This is even more so at extreme fluences (WG3).
- Development of signal processing tools that can be used with MC and TCAD tools and general digitization models for different sensors technologies,
- 453 5.2 WG4 Research Goals

	Estimated cost and FTE $<2027$				
	Description	Cost [kCHF]	FTE/y		
RG 4.1	Fleter CMOS simulation of 65 nm to				
110 4.1	test design variations				
	Implementation of newly measured semi-				
RG 4.2	conductor properties into TCAD and MC				
	simulations tools				
	Definition of benchmark for validating the				
RG 4.3	radiation damage models with measure-				
	ments and different benchmark models.				
RG 4.4	Developing of bulk and surface model for				
110 4.4	$10^{16} \text{cm}^{-2} < \Phi_{eq} < 10^{17} \text{ cm}^{-2}$				
	Collate solutions from different MC tools				
RG 4.5	and develop an algorithm to include adap-				
	tive electric and weighting fields				



	Description	Cost [kCHF]	FTE/y
	General model for extreme fluences accounting		
LT-RG 4.1	for the saturation effects and inclusion of com-		
	prehensive models of other WBS.		
LT-RG 4.2	Comprehensive manual to guide the user in		
L1-nG 4.2	TCAD radiation damage effects simulation.		
	Build efficient computational algorithm to ap-		
LT-RG 4.3	proximate dynamic space charge effects for var-		
	ious sensor technologies		

Table 7: WG4 Research goals for > 2027

## <sup>454</sup> 6 WG5: Techniques, infrastructures and facilities for sensors characterisation

WG5 involves the establishment of a community-driven working group that focuses on the development, improvement, and dissemination of methods and techniques for characterizing sensors. By bringing together experts and leveraging collective resources, the working group aims to foster collaboration, knowledge sharing, and innovation in the field of sensor characterization within the particle physics community.

This working group operates across different Detector R&D Themes (DRDT) along three activity lines:

- Actively engages in the development, improvement, and diffusion of cutting-edge
   methods and techniques for sensor characterization. This involves exploring novel
   approaches and refining existing methodologies to assess and understand the per formance and behavior of sensors.
- The working group facilitates sharing of knowledge, resources, and expertise among participating researchers and institutions by identifying common infrastructures for sensor testing and fostering joint research activities. These collaborative endeavors aim to develop and deliver state-of-the-art infrastructures specifically designed for the comprehensive testing and evaluation of sensors.
- Promoting the use of unique characterization Facilities. These facilities may possess rare capabilities, specialized equipment, or specific expertise in sensor characterization. The project seeks to raise awareness and encourage researchers to leverage these facilities to explore advanced characterization methods. The project aims to foster collaboration between researchers and these facilities, facilitating access to specialized resources.

#### 478 6.1 Working group implementation

The working group implements two types of activities to fulfill its objectives. Firstly, there are joint research activities that involve the creation or improvement of new testing methods or testing infrastructures. These activities are structured as dedicated work packages with specific research goals and are time-limited. They address specific R&D projects, such as the development of techniques like TPA-TCT or defect spectroscopy methods.

Secondly, the working group engages in networking activities aimed at coordinat-485 ing access to unique testing infrastructures. These infrastructures may include high-486 energy or high-intensity beams, micro-beam TRIBIC facilities, and EMC assessment 487 laboratories, among others. The focus of these activities is to increase awareness among 488 researchers about the availability of these facilities for sensor characterization. Addition-489 ally, the working group organizes dedicated workshops to provide training on different 490 sensor characterization techniques. These workshops serve to educate researchers on the 491 use of new and existing characterization methods. 492

## <sup>493</sup> 6.2 WG5 Research Goals

	Estimated cost and FTE $<2027$				
	Description	Cost [kCHF]	FTE/y		
RG 5.1	Develop TPA-TCT				
RG 5.2	Common infrastructure				
RG 5.3	Networking and training on methods				

Table 8: WG5 research goals for < 2027.

DRUAT

### <sup>494</sup> 7 WG6: Wide bandgap and innovative sensor materials

<sup>495</sup> Wide band-gap (WBG) semiconductors have some attractive properties and also some <sup>496</sup> associated problems.

Whilst a wide bandgap reduces the leakage current, maintaining low noise levels even
at high temperatures, it also increases the electron-hole generation energy. This increase
implies that the number of electron-hole pairs generated for the same deposited energy
is lower in WBG materials.

However, the substantial reduction of the noise level ensures that the overall signalto-noise ratio (SNR) for WBG-based detectors is high enough, even after irradiation. In addition, the high breakdown field allows operation at high internal electric fields, minimizing the carrier transit time and the trapping probability.

Other innovative semiconductors, such as 2D materials, require investigation. However, their current level of development for use in experiments is still relatively low. As a result, a Blue-sky funding scheme should be applied to support further research in these areas.

WG6 is well aligned with the DRDT3.2 and DRDT3.3 since WBG semiconductors can be used for timing applications due to the high carrier saturation velocity, and their radiation hardness make them suitable materials to be used at extreme fluences with the added advantage that they can be operated without cooling.

#### 514 **7.1 Diamond**

The high energy physics community has extensively studied diamond as a wide band-gap 515 semiconductor material for sensors; experiments, and accelerators have used diamond-516 based beam conditions monitors successfully for decades. A polycrystalline synthetic 517 diamond (pCVDD) with a wafer charge-collection-distance (CCD) of 400 microns is 518 available today, and the aim is to increase the quality to 500 microns and improve 519 wafer uniformity. Diamond detectors have been tested for radiation hardness and can 520 withstand protons, neutrons, and pions at various energies. However, at a fluence of 521  $10^{17}$  cm<sup>-2</sup> 24 GeV protons, the Schubweg or average distance a carrier traverses before 522 being captured is approximately 16 microns, resulting in a significant reduction in signal 523 efficiency. 3D diamond detectors with a femtosecond laser process to convert diamonds 524 into graphite electrodes can address this problem. The first 3D diamond detector device 525 is planned for use in the ATLAS Phase-II upgrade as a small beam condition monitor, 526 and it represents a stepping stone towards larger area applications needed for future 527 projects like the FCC-hh. Further studies and innovative geometries are needed to com-528 prehensively assess 3D diamond detectors' radiation tolerance. This includes studies 529 of charge multiplication via impact ionization through adapted electrode geometries to 530 improve radiation tolerance and timing performance. 531 532

#### 533 7.2 Wide-band semiconductor

**SiC** Recently, the use of SiC in power devices has become widespread, and the quality of 534 this material has reached levels comparable to that of silicon. Additionally, 150mm SiC 535 wafers have become standard in the semiconductor industry, and soon 200mm wafers 536 will be introduced to the market. The high-quality material required for SiC sensors is 537 typically epitaxially grown using Chemical Vapour Deposition (CVD), which allows for 538 precise control of crystal film thickness, doping, and homogeneity. Recently, SiC epitaxial 539 layers up to a thickness of 200  $\mu$ m have been obtained. However, the material's resistivity 540 must be increased to deplete these layers with reasonable bias voltages. Alternatively, 541 MIP detection in thin layers with reasonable SNR would need signal amplification in the 542 material. 543

In the mid-term, SiC could be used as beam loss and intensity monitors, as well as in medical applications like (micro-)dosimetry and neutron/plasma detection in hightemperature environments.

In the coming years, the main technological challenges for SiC detectors will involve 547 studying the radiation hardness of high-quality materials and understanding the defect 548 traps. This will aid in fabricating more radiation-hard materials and developing reliable 549 simulation tools necessary for designing new detectors and predicting their performance 550 in extreme fluence environments. Recent studies have shown that SiC detectors have 551 better timing performance than silicon detectors, necessitating further research to ex-552 plore the possibility of including a gain layer into the bulk as done for the standard 553 LGAD. A multiplication mechanism in SiC diodes has been observed after neutron irra-554 diation, but it is not yet understood. 555

556

GaN is the most rapidly growing semiconductor material used in industrial appli-557 cations such as telecommunications, power management, high-temperature operation, 558 optoelectronics, and aerospace. However, defects in the GaN crystal, such as disloca-559 tions and unintentional doping, still present a challenge in terms of device-level perfor-560 mance. In the past decade and due to the rapid improvement of material quality of 561 epitaxially grown films, the promise of GaN as a detector material has been demon-562 strated by several groups. Nevertheless, the widespread use of GaN devices in higher 563 radiation environments (HL-LHC and beyond) will require development to improve their 564 radiation hardness, which in turn requires a thorough understanding of the displacement 565 damage and resulting material defects in GaN, and designing devices using predictive 566 models calibrated to irradiated GaN on native substrates and on SiC. This aligns well 567 with developments in the industry where material quality is perceived as the key to the 568 development of fast RF devices with sub-ns resolution (5G and beyond) and monolithic 569 designs of GaN embedded in Si or SiC substrates for fast power switching and nuclear 570 technology applications. 571

572

#### 573 7.3 WG6 Research Goals

	Estimated cost and FTE $<2027$					
	Description	Cost [kCHF/y]	FTE/y			
RG 6.1	3D diamond detectors, cages / interconnects,					
103 0.1	base length 25 $\mu {\rm m}$ , impact ionization					
	Fabrication of large area SiC and GaN detec-					
RG 6.2	tors, improve material quality and reduce defect					
	levels.					
RG 6.3	Improve trac capabilities of WBG materials					
RG 6.4	Apply graphene and/or other 2D materials in ra-					
11.6 0.4	diation detectors, understand signal formation.					

Table 9: WG6 research goals for < 2027

#### <sup>574</sup> 8 WG7: Sensor interconnection techniques

Interconnections are one of the critical aspects of future detector and electronics evolu-575 tion. They have a fundamental role for integrating the sensor and readout ASICs, and in 576 constructing multi-tier electronics. Interconnection technologies enter at different stages 577 of detector construction: from the fast hybridization necessary for the qualification of 578 prototypes to the reliable flip-chip of modules and they need to assure reliable opera-579 tion for years under stringent radiation, thermal and mechanical specifications. Special 580 interconnections are also the key to the resolution of specific problems, for example in 581 terms of pitch or mechanical/electrical properties. 582

The goal of the DRD3 interconnection task is to organize the different technological and readiness levels of interconnection solutions and the effort towards future advances in the field to match the requirements of future detectors in a coherent and coordinated way.

# 8.1 Maskless interconnections: anisotropic conductive films or pastes (ACF, ACP)

Small-pitch hybrid pixel detectors produced with solder bump-bonding techniques are 589 widely used in current and future HEP experiments. The cost of the complex metalliza-590 tion and interconnect processing, performed in highly specialized foundries, dominates 591 the production cost per unit area, and the need to process whole readout wafers domi-592 nates the prototyping costs. In addition, this introduces a long turnaround time during 593 the prototyping phase, where several submissions are made and usually a limited num-594 ber of devices are used for the test. The DRD3 interconnection working package studies 595 technological alternatives to the standard flip-chip techniques to develop fast, possibly 596 in-house, connection processes able to be used for fast testing of new productions, and 597 possibly at the device level. The advantage of avoiding specialized hybridization vendors 598 translates into significant savings of time and money. 599

Interconnection of large-pitch hybrid pixel detectors is also very important. The technologies used in small-pitch interconnection are an overkill in this case, driving to an increase of cost and complexity. Development of a fast, cheap and reliable interconnection process can be very beneficial for these applications.

Anisotropic Conductive Films (ACF) and Anisotropic Conductive Pastes (ACP) are 604 interconnection technologies based on microscopic conductive particles suspended in an 605 adhesive medium, a film, or a paste. Thermocompression of the ACF/ACP between two 606 conductors results in a permanent attachment and a reliable electrical connection only 607 in the direction of the compression. ACF is the dominating interconnect technology 608 for displays (LCD and OLED) and is widely used also in e.g. camera modules and 609 RFID manufacturing. For the application of HEP pixel detectors, critical parameters 610 such as bonding force, adhesive film thickness, particle material, diameter, and density 611 of particles need to be developed for the specific layout and topology of the respective 612 sensors and readout ASICs. One of the main advantages of these technologies is that 613 they may not require lithographic masks for deposition, are affordable, and can be 614

performed in-house by many laboratories. Processing can happen both at die-to-die and
 die-to-wafer levels.

Additional advanced interconnect technologies such as nano-wires or additive micro structured ink-jet printing will be investigated for specific applications as possible alter natives to conductive adhesives.

Relevant short-term (3 years) research goals in this development are (i) consolidate the connection yield necessary for tracking detectors applications; (ii) demonstrate a process optimization that could satisfy pixel pitch of the order of  $30\mu m$  or below. In the mid-term (3-6 years), the main research goals are to test and verify (i) the radiation hardness of the process to fluences and doses typical of future experiments at colliders and (ii) the reliability of the technology under the thermal and mechanical specifications determined by the above applications.

627

628

# 8.2 Improvement and diffusion of classical interconnection technolo gies

Classical interconnection techniques provided to High Energy Physics Experiments by 631 commercial vendors and RTOs are nowadays reaching the necessary standards in terms 632 of yields and typical technical specifications but remain expensive and time-consuming 633 processes. The construction of the LHC upgraded trackers for High Luminosity coming 634 in parallel for several detectors on the same timescale also showed that the production 635 capacity of most of these vendors can be easily saturated. Progress can be achieved 636 following two directions. The first is to make the most common interconnection tech-637 niques affordable to existing infrastructure in home laboratories. This can be achieved, 638 for instance, with the introduction of maskless processes. The second is to organize 639 and sponsor the development of advanced processes and the cooperation of commercial 640 vendors and academic groups to address specific complex issues: for example, the need 641 for smaller pixel pitches, the resolution of process temperature constraints, the electri-642 cal properties of interconnections in terms of maximum current or capacitance, or the 643 technique used by industry in the interconnection (die-to-die or die-to-wafer). 644

In the short-term, research goals are the development of maskless post-processing for some of the most standard technologies. In the mid-term, (i) the most standard technologies should be available in full or in part inside specialized academic laboratories and (ii) a device-to-wafer approach to favour the multi project wafer (MPW) submissions, where only a small part of each production wafer is used by a collaboration.

650 651

# 8.3 3D and vertical integration for High Energy Physics silicon detectors

3D and vertical integration are technologies already largely used in electronics. They 654 are available via industry, and in this way, they profit from the commercial drive coming 655 from consumer electronics. The use in High Energy Physics experiments has already 656 been probed to some extent to merge - for instance - tiers in different technologies. A 657 typical example is a digital layer connected to an analog tier built in a different process. 658 Vertical integration might also have a fundamental role in the integration of different 659 devices which need to be interconnected and that in today's detectors are exchanging 660 data via external solutions such as flexible circuits. The vertical stacking can also allow 661 to contact / power / read a lower tier through an intermediate one with the use, for 662 instance, of specific vias. The interconnection Work Package of DRD3 should coordinate 663 the access to specific industrial processes for laboratories involved in High Energy Physics 664 detectors. While single groups might still be able to deal with secondary industrial actors 665 in the field of vertical integration, the mediation of DRD3 will have a larger chance of 666 success for the involvement of big industrial players, granting continuity and resources. 667 Research goals for the short-term are (i) the demonstration of wafer-to-wafer process in 668 front-end to sensor connection; (ii) the demonstration of the use of TSV to pass power 669 or data through sensors or front-end layers. For the mid- and long-term, the goal is to 670 demonstrate the interconnection capability for post-processed devices. 671

	Description	Cost [kCHF/y]	FTE/y	
RG 7.1	Yield consolidation for fast interconnections			
	Demonstration of in-house process for single dies			
RG 7.2	and a range of pitch (down to $< 30\mu m$ ) pixel			
	interconnections			
RG 7.3	Development of maskless post-processing for			
ng 7.5	classical bump-like interconnection technologies			
RG 7.4	Develop wafer-to-wafer in presently advanced			
ng 7.4	interconnection technologies			
RG 7.5	Develop VIAS in multi-tier sensor/front-end as-			
KG 7.5	semblies			

#### 672 8.4 WG7 Research Goals

Table 10: WG7 Research Goals for < 2027

	Description	Cost [kCHF]	FTE/y
LT-RG 7.1	Radiation hardness testing and verification of		
L1-NG 7.1	thermomechanical constraints		
	Bring part of the classical bump-like inter-		
LT-RG 7.2	connection technologies to specialised academic		
	groups		
LT-RG 7.3	Develop device-to-wafer Intercoverticabintegration	n	
L1-NG 7.3	nologies		
LT-RG 7.4	Develop connection techniques for post-		
L1-KG 7.4	processed devices		

Table 11: WG7 Research goals for >= 2027

## <sup>673</sup> 9 WG8: Outreach and dissemination

WG8 aims at promoting outreach and disseminating the activities of the DRD3 collaboration in coordination with other similar ECFA activities.

- <sup>676</sup> The WG8 activities can be broadly divided into:
- Disseminating knowledge on solid-state detectors to people working in high-energy physics (training, lectures, mobility)
- Disseminating knowledge on solid-state detectors to high-school students and the general public.

# 9.1 Disseminating knowledge on solid-state detectors to people work ing in high-energy physics

These activities aim to provide training and disseminate the experimental techniques needed in DRD3 activities.

- Organize schools for Ph.D. students and young post-docs on TCAD, FPGA programming, GEANT, AllPix2, SIMDET.
- Organize stages for undergraduate students and promote exchange programs between labs. Financial support might be offered
- Participation to instrumentation schools, offering lectures on DRD3 topics (for example, the CERN or FNAL schools)
- Share knowledge of measurement techniques such as device characterizations using
   IV, CV characteristics, transient studies using TCT, beta telescopes, handling and
   measurements of irradiated sensors
- Present DRD3 work at conferences, providing opportunities for young researchers to be speakers at important international conferences.
- Publish papers and proceedings so that the DRD3 activities are documented in printed papers.

One exciting aspect is to create partnerships between established and new laboratories so that the upcoming groups can profit from the accumulated knowledge of the more senior groups.

The DRD3 website will be the point of entry to advertise all DRD3 activities. It will contain links to the DRDs meetings; it will list opportunities for conferences, stages, and so on. It will also collect documentation on how to perform the various experimental techniques.

# 9.2 Disseminating knowledge on solid-state detectors to high-school students and the general public

Many of the DRD3 members are engaged in outreach activities at various levels, such as high-school seminars, hands-on experiments for young students, and community meetings. WG8 aims to collect materials and suggestions for these activities so that it will be easier for new members to carry on the same activities in new places.

#### 711 9.3 WG8 Research Goals

	WG8 research goals and Estimated cost and FTE $<2027$					
	Description	Cost [kCHF]/y	FTE/y			
RG 8.1	Design and set-up of the DRD3 web site					
RG 8.2	Collection of the outreach material					
RG 8.3	Set-up and organize schools and exchange pro-					
11.6 0.5	grams					
RG 8.4	Set-up of the DRD3 conference committee					

Table 12: WG8 research goals for < 2027

ORDER

# <sup>712</sup> 10 List of DRD3 research goals (2024 - 2026)

Table 13 to Table 20 report the list of DRD3 research goals. Additional RGs can be
added following the request of DRD3 collaborators.

WG1 research themes, estimated cost and FTE $<2027$					
	Description	Cost [kCHF]/y	FTE/y		
RG 1.1	Spatial resolution: $\leq 3 \ \mu m$ position resolution				
RG 1.2	Timing resolution: towards 20 ps timing preci-				
110 1.2	sion				
	Readout architectures: towards $100 \text{ MHz/cm}^2$ ,				
RG 1.3	and 1 $\mathrm{GHz/cm^2}$ with 3D stacked monolithic sen-				
	SOTS				
RG 1.4	Radiation tolerance: towards $10^{16}$ $n_{eq}/cm^2$				
RG 1.4	NIEL and 500 MRad				

### Table 13: WG1 research goals for < 2027

WG2 research goals, estimated cost and FTE $<2027$				
	Description	Cost [kCHF]/y	FTE/y	
RG 2.1	Reduction of pixel cell size for 3D sensors			
RG 2.2	3D sensors for timing $(50 \times 50 \text{ um}, < 50 \text{ ps})$			
RG 2.3	LGAD for 4D tracking $< 10$ um, $< 30$ ps, wafer 6" and 8"			
RG 2.4	RSD for ToF (Large area, $< 30$ um, $< 30$ ps)			

Table 14: WG2 research goals for < 2027

	Estimated cost and FTE $<2027$			
	Description	Cost [kCHF]	FTE/y	
RG 3.1	Build up data sets on radiation-induced defect			
ng 3.1	formation in WBG materials			
RG 3.2	Develop silicon radiation damage models based			
ng 3.2	on measured point and cluster defects			
	Provide measurements and detector radiation			
RG 3.3	damage models for radiation levels faced in HL-			
	LHC operation			
	Measure and model the properties of silicon			
RG 3.4	and WBG sensors in the fluence range $10^{16}$ to			
	$10^{18} n_{eq} cm^{-2}$			

Table 15: WG3 research goals for < 2027

	Estimated cost and FTE $<2027$			
	Description	Cost [kCHF]	FTE/y	
RG 4.1	Flexible CMOS simulation of 65 nm to test de- sign variations			
RG 4.2	Implementation of newly measured semiconduc- tor properties into TCAD and MC simulations tools			
RG 4.3	Definition of benchmark for validating the ra- diation damage models with measurements and different benchmark models.			
RG 4.4	Developing of bulk and surface model for $10^{16} \text{cm}^{-2} < \Phi_{eq} < 10^{17} \text{ cm}^{-2}$			
RG 4.5	Collate solutions from different MC tools and develop an algorithm to include adaptive electric and weighting fields			

Table 16: WG4 research goals for < 2027.

	Description Cost [kCHF] FTE/y				
RG 5.1	Develop TPA-TCT				
RG 5.2	Common infrastructure				
RG 5.3	Networking and training on methods				

Table 17: WG5 research goals for < 2027.

	Estimated cost and FTE $<2027$				
	Description	Cost [kCHF/y]	FTE/y		
RG 6.1	3D diamond detectors, cages / interconnects,				
ng 0.1	base length 25 $\mu$ m , impact ionization				
	Fabrication of large area SiC and GaN detec-				
RG 6.2	tors, improve material quality and reduce defect				
	levels.				
RG 6.3	Improve tracking capabilities of WBG materials				
RG 6.4	Apply graphene and/or other 2D materials in				
RG 0.4	radiation detectors understand signal formation.				

Table 18: WG6 research goals for < 2027

	Estimated cost and FTE <2027			
	Description	Cost [kCHF/y]	FTE/y	
RG 7.1	Yield consolidation for fast interconnections			
	Demonstration of in-house process for single dies			
RG 7.2	and a range of pitch (down to $< 30\mu m$ ) pixel			
	interconnections			
RG 7.3	Development of maskless post-processing for			
ng 7.5	classical bump-like interconnection technologies			
RG 7.4	Develop wafer-to-wafer in presently advanced			
ng 7.4	interconnection technologies			
RG 7.5	Develop VIAS in multi-tier sensor/front-end as-			
RG 7.5	semblies			

Table 19: WG7 Research Goals for < 2027

	WG8 research goals and Estimated cost and FTE $<2027$					
	Description	Cost [kCHF]/y	FTE/y			
RG 8.1	Design and set-up of the DRD3 web site					
RG 8.2	Collection of the outreach material					
RG 8.3	Set-up and organize schools and exchange pro-					
110 0.5	grams					
RG 8.4	Set-up of the DRD3 conference committee					

Table 20:	WG8	$\operatorname{research}$	goals	$\operatorname{for}$	<	2027
-----------	-----	---------------------------	-------	----------------------	---	------

# <sup>716</sup> 11 Relationship between work packages and research goals

Tables 21 - 23 show the link between the work package and the research goals.

DRAFT

DRDT:			3	.1		3.2 4D		3.3 Extreme			3.4			
	DIDT.		DM	APS			Tracking		Fluence			Intercon.		
Workpackage:		Spatial resolution	Temporal resolution	Read-out architecture	Radiation Tolerance	3D sensors	LGAD	Wide band-gap materials	Diamond	Silicon	maskless interconnect	in house post-processing	mechanics and cooling	
	RG Description													
1.1	Spatial resolution: $\leq 3 \ \mu m$ position resolution	Х												
1.2	Temporal resolution: to- wards 20 ps timing precision		Х											
1.3	Readout architectures: to- wards 100 $MHz/cm^2$ , and 1 $GHz/cm^2$ with 3D stacked monolithic sensors				x									
1.4	Radiation tolerance: towards $10^{16} n_{eq}/cm^2$ NIEL and 500 MRad				x									
2.1	Reduction of pixel cell size for 3D sensors				X	X								
2.2	3D sensors for timing (50 $\times$ 50 um, < 50 ps)			J.		Х								
2.3	LGAD for 4D tracking $< 10$ um, $< 30$ ps, wafer 6" and 8"		$\mathbf{D}$	Y			X							
2.4	RSD for ToF (Large area, $<$ 30 um, $<$ 30 ps)						Х							
3.1	Build up data sets on radiation-induced defect formation in WBG materials							X	X					
3.2	Develop silicon radiation damage models based on measured point and cluster defects	x	x	x	x	x	x			x				
3.3	Provide measurements and detector radiation damage models for radiation levels faced in HL-LHC operation	x	x	x	x	x	x			x				
3.4	Measure and model the prop- erties of silicon and WBG sensors in the fluence range $10^{16}$ to $10^{18}$ n <sub>eq</sub> cm <sup>-2</sup>							x	x	х				

Table 21: WG1,2,3: mapping of DRDTs, WPs, and research goals  $% \mathcal{W}^{(1)}$ 

DRDT:				.1 APS		3.2 4D Tracking		3.3 Extreme Fluence			3.4 Intercon.		
						Tracking							
Workpackage:		Spatial resolution	Temporal resolution	Read-out architecture	Radiation Tolerance	3D sensors	LGAD	Wide band-gap materials	Diamond	Silicon	maskless interconnect	in house post-processing	mechanics and cooling
	RG Description			1	1	1	1	F	1		1		
4.1	Flexible CMOS simulation of 65 nm to test design varia- tions	X	x	X	X								
4.2	Implementation of newly measured semiconductor properties into TCAD and MC simulations tools	х	x	x	x	x	х	х	x	х			
4.3	Definition of benchmark for validating the radiation dam- age models with measure- ments and different bench- mark models.	x	X	A.		X	х	X	X	х			
4.4	Developing of bulk and sur- face model for $10^{16}$ cm <sup>-2</sup> < $\Phi_{eq} < 10^{17}$ cm <sup>-2</sup>							Х	X	X			
4.5	Collate solutions from differ- ent MC tools and develop an algorithm to include adap- tive electric and weighting fields	Х	X			X	х						
5.1	Develop TPA-TCT	Х	Х			Х	Х			Х			
5.2	Common infrastructure	Х	Х	Х	Х	Х	Х	Х	Х	Х			
5.3	Networking and training on methods	Х	Х	Х	Х	Х	Х	Х	Х	Х			

Table 22: WG4,5: mapping of DRDTs, WPs, and research goals  $% \mathcal{W}$ 

DRDT:			3 DM			3.2 4D Tracking		3.3 Extreme Fluence			3.4 Intercon.		
Workpackage:		Spatial resolution	Temporal resolution	Read-out architecture	Radiation Tolerance	3D sensors	LGAD	Wide band-gap materials	Diamond	Silicon	maskless interconnect	in house post-processing	mechanics and cooling
	RG Description		I		I	I	I	-	I	1	I		
6.1	3D diamond detectors, cages / interconnects, base length 25 $\mu$ m, impact ionization									х			
6.2	Fabrication of large area SiC and GaN detectors, improve material quality and reduce defect levels.								х				
6.3	Improve tracking capabilities of WBG materials								X				
6.4	Apply graphene and/or other 2D materials in radiation detectors; understand signal formation.		$\mathcal{R}$				х			х			
7.1	Yield consolidation for fast interconnections		$\mathcal{P}$			X	X				X		
7.2	Demonstration of in-house process for single dies and a range of pitch (down to $<$ $30\mu m$ ) pixel interconnections					х	Х				x	х	
7.3	Development of maskless post-processing for classical bump-like interconnection technologies					х	х			х	x		
7.4	Develop wafer-to-wafer in presently advanced intercon- nection technologies					X	х				X	х	
7.5	Develop VIAS in multi-tier sensor/front-end assemblies	Х	Х	Х	Х	Х	Х				Х	Х	

Table 23: WG6,7: mapping of DRDTs, WPs, and research goals

### <sup>718</sup> 12 Path to the DRD3 collaboration

The institutes participating in the proposal must designate a contact person who will serve as a member of the provisional institution board at the time of the submission of the proposal. Additionally, these participating institutions are expected to provide a comprehensive list of individuals involved in the project.

Following the submission of the proposal and before its final approval by the DRDC, 723 the DRD3 proposal team will act as a search committee for the collaboration board chair. 724 The election of the collaboration board chair, utilizing the CERN e-voting system, will 725 occur immediately after the proposal's approval and prior to the inaugural meeting of 726 the collaboration, expected to occur in the first quarter of 2024. This process is essential 727 to establish a functional structure for the collaboration right after its inaugural meeting. 728 The DRD3 proposal team will collaboratively prepare the agenda and program for the 729 inaugural meeting in collaboration with the collaboration board chair. This marks the 730 conclusion of the DRD3 proposal team's mandate. 731

The collaboration board chair will then assemble a search committee responsible for 732 selecting a candidate pool for the role of spokesperson. These candidates will present 733 their vision for the DRD3 collaboration at the kickoff meeting, including proposals for 734 working group conveners. The spokespersons' elections will take place during the kickoff 735 meeting of the collaboration, thereby establishing the operational functionality of the 736 collaboration. The spokespersons and the collaboration board chair will formulate a 737 Memorandum of Understanding (MoU) for the collaboration and guide its formation 738 by overseeing the establishment of all collaboration bodies. During the interim period 739 before the preparation and endorsement of the DRD3 MoU, the DRD3 proposal team 740 advises adhering to the rules outlined in the RD50 MoU. 741




Figure 5: DRD3 organizational chart

#### 742 12.1 Funding for DRD3 strategic R&D

Funds for the strategic R&D should come from national funding agencies and will be
assigned to their respective institutes. The strategic R&D will be the focus of the DRDC
reviews.

### 746 12.2 Funding for DRD3 blue-sky R&D

Each institute will contribute to the DRD3 Blue-sky common fund. The amount of this
levy is set to 2,000 CHF per year. The rules for the funding scheme will be defined by
the new DRD3 management.

#### <sup>750</sup> 12.3 Funding for DRD3 operation

<sup>751</sup> Each institute will contribute to the cost of the DRD3 collaboration. The amount of
<sup>752</sup> this levy will be defined by the new DRD3 management.

#### <sup>753</sup> 12.4 Funding presently available in the RD50 collaboration

At the end of 2023, the RD50 collaboration will cease to exist. The funding still present in the RD50 common fund will be transferred to the DRD3 collaboration. This fund will be managed by and available to former RD50 members.

ORAFT

757	13	Acronyms used in the proposal
758	•	ACF: Anisotropic Conductive Films
759	•	ACP: Anisotropic Conductive Pastes
760	•	BEOL: Back-End Of Line
761	•	BSI: Back-Side Illuminated
762	•	CA: Common Area
763	•	CP: Common Project
764	•	DJ-LGAD: Deep-Junction LGAD
765	•	DLTS: Deep Level Transient Spectroscopy
766	•	DMAPS: Depleted Monolithic Active Pixel Sensor
767	•	DRC: Design Rule Checking
768	•	DRDT: Detector R&D Theme
769	•	EPR: Electron Paramagnetic Resonance
770	•	FD-MAPS: Fully-Depleted Monolithic Active Pixel Sensor
771	•	FSI: Front-Side Illuminated
772	•	FTIR
773	•	iLGAD: inverted LGAD
774	•	iPDK: Interoperable Process Design Kit
775	•	LF-170
776	•	LF-CPIX
777	•	LGAD: Low-Gain Avalanche Diode
778	•	MAPS: Monolithic Active Pixel Sensor
779	•	MC: Montecarlo
780	•	MIM:
781	•	MIMOSIS
782	•	MONOPIX
783	•	MPW: Multi-Project Wafer
		41
		**

Acronyms used in the proposal 13

- PDK: Process Design Kit 784 • PL: Photo Luminescence 785 • RG 786 • RTO 787 • SoA: Silicon on Aluminum 788 • TCT: Transient Current Technique 789 • TI-LGAD: Trench-Isolated LGAD 790 • TPA: Two-Photon Abs 791 • TPSCo 65 nm: 792 • TRIBIC: 793 • TSC: Thermally Stimulated Currents 794 • TSCap: 795 • TSI 180 nm 796 • TSV: Through Silicon Vias 797 • WBS: Wide Band-Gap Seminconductor 798 • WG: Wide Band-Gap 799 • WBG: Wide Band-Gap 800 • WGS: Wide Gap Semiconductor 801
- 802 XRD

## 803 14 References

## 804 References

- 805 [1] E. D. R. R. P. Group, The 2021 ECFA detector research and development roadmap, ,
- 806 Geneva, 2020. https://cds.cern.ch/record/2784893.
- <sup>807</sup> [2] D. group, Implementation of TF3 Solid State Detectors, 2023.
- https://indico.cern.ch/event/1214410/timetable/#all.

DRAFT