



# A position sensitive silicon sensor with sub-micron resolution with entirely digital operation Gianluigi CASSE

G. Casse<sup>1,3</sup>, J. Hammerich<sup>1</sup>, N. Massari<sup>2</sup>, L. Parmesan<sup>2</sup>
1) University of Liverpool, Physics Department
2) FBK-SD, Trento
3) SBAI Universita' la Sapienza, ROMA

# OUTLINE:

- Motivation for developing an entirely digital radiation sensor
- Operation principle and design
- First experimental results
- Outlook

# State of the art devices: hybrid

pixel ASICs

V. Re, 13th Pisa Meeting on Advanced Detectors



Digital V

Digital V

250

1995

500

2000

130

2005

90

Technology Node [nm]

65

2010

45

2015

22

32

Ξ

1.5

1000





RD53 65 nm CMOS pixel readout chip for extreme data rates and radiation levels (V. Re et al., CERN/RD53 collaboration) Advanced readout chip for the pixel layers of ATLAS and

CMS Upgrades at CERN.

Analogue area

Expected position resolution > 15  $\mu$ m.



et configuration logic 50 hm 50 µm

Order of magnitude more transistors per area in the digital section compared to analogue area. The latter cannot be significantly reduced!

Today's pixel size cannot be reduced much further, even with smaller feature size

### PartiCam project Single Event Upset (SEU) in memories





Presence of particles may induce a flip of the memory content Exists a minimum charge ( $Q_T$ ) that forces the change in memory state Define a cross section:  $N_{SEU}/N_{particles}$  per cm<sup>2</sup> = probability to flip  $\rightarrow$  IDEA: define an array of memories sensitive to particles

# **Feasibility Studies**

Dependence of Threshold Charge ( $C_T$ ) on reference voltage and CMOS feature size. <u>TCAD</u>

and <u>Cadence</u> simulations (<u>factory design kit</u>). Agreement is found with the two methods.





The required sensitivity to alphas, ions, recoils is reached in a 150nm process already, 65nm CMOS yields sensitivity to MIPs! Further scope for improving sensitivity:

- optimised design of the sensitive nodes
- pre-charging the circuit sensitive node
- smaller feature size technology

# The PartiCam prototype





Realized in UMC 65nm low leakage technology, the chip contains four arrays:

- <u>Standard array</u>: 256x256 pixels consisting of standard SRAM with 2.5µm pitch
- <u>Custom array</u>: 256x256 pixels consisting of a novel with 2.5µm pitch
- 3. <u>Aggressive array</u>: 256x256 pixels consisting of a novel circuit with 2  $\mu$ m pitch
- 4. Exploratory array: 128x128 pixels based on different deeper junctions with 6.5  $\mu$ m pitch

The chip can work in global or rolling shutter mode Row and Column registers able to select each element of the array (for reading or reset specific row)

NOTE: because of internal bug, not all row and column Decoders of different arrays work properly (need to check One by one)

# The reference memory circuit



Two different layouts of the pixel have been implemented, including a junction extension to verify possible enhancing in the charge collection



The pixel consists of a custom un-balanced SRAM:

- 1. The memory is pre-set to a specific state (reset phase)
- 2. Presence of particle should change the state  $\rightarrow$  Q<sub>T</sub> is reduced by proper sizing the transistor memory

## The novel custom digital circuit



The custom cell now uses two transistors Mn1 and Mp1 as sensitive nodes:

During reset phase nodes A and B are pre-charged to V<sub>dd</sub> and gnd respectively then left floating (initial state) Presence of particle should move floating nodes, while a positive feedback guarantee to flip in the other state. The cell is then readout a gain stage

**ISSUE**: Leakage current on nodes A and B can change the memory state even if there is no particle (false event)  $\rightarrow$  To prevent this effect source of transistors Mn1 and Mp1 are connected to a V<sub>low</sub> (>0) and V<sub>high</sub> (<V<sub>dd</sub>) value. Refresh is used to prevent unprovoked switching.  $\Delta V = V_{dd} - V_{high} = V_{low}$  - gnd

## "Aggressive" layout



The aggressive design has only four transistors: Mn1 and Mp1 (memory block) and MnR and MpR (for reset and read) During reset phase nodes A and B are pre-charged to V<sub>dd</sub> and gnd respectively through the bitline then left floating Presence of particle should move floating nodes, while a positive feedback flips to the other state The cell value is then readout by a column level sense circuit.

ISSUE: Leakage current on nodes A and B can change the memory state even if there is no particle (false event)
 → Refresh is used to prevent unprovoked switching.

# "Exploratory" layout



Definition of three different pixels:

- 1. photo-transistor (3T pixel structure);
- 2. nwell junction (3T pixel structure);
- "latch-up" (weak positive feedback) pixel (3T pixel structure);



..... in terms of

- analysis of test structures (charge injection for testing the charge needed for toggling the circuit  $C_T$ )
- response to laser pulses (410nm)
- response to alpha particles

## **Experimental results: standard Array**



Test structures

Test structure allows us to have an estimation of the minimum charge needed for changing the memory state

As expected  $Q_T$  reduces as the pixel voltage supply reduces,  $Q_T \sim 5 \text{ ke}^-$  working @ 0.5V

 $\rightarrow$  impact on the redout system

Not sensitive to  $\alpha$ -particle. Not tested with laser.

### Experimental results: custom array



 $Q_T$  depends on  $\Delta V$  and not any more on  $V_{dd}$ . Test structure shows a minimum  $Q_T$  lower than  $1ke^-$ **Not sensitive to**  $\alpha$ **-particle**. Not tested with laser.

## Experimental results: aggressive array



Measurement

 $\Delta V$  is a handle for increasing sensitivity, to be balanced with higher unprovoked switching (dark counts). Low values of  $\Delta V$ induce more spurious events  $\rightarrow$  tune the refresh rate (dependent on temperature). Percentage of spurious events for different  $\Delta V$ 

### Experimental results: aggressive array



#### Response to a pulsed (420 nm) focused laser



Response to a laser pulse: 10 pulses for each integration time ( $\Delta V = 100$ mV) and multiple acquisitions

## Experimental results: aggressive array

#### Response to $\alpha$ -particles



**Detection efficiency** 1800 1600 **E**<sup>1400</sup><sub>1200</sub> 10MBq Measurement with 2mm offset Event Rate 1000 800 600 200 0 8 9 10 12 5 6 11 Distance [mm]

Expected flux and measured flux with a fast (FBK) fully depleted detector. Measured flux of PartiCam chip is about 100 Hz at roughly 6.5cm distance  $\rightarrow$  efficiency **10 time** less



# Reasons for reduced efficiency?





## Experimental results: exploratory array

#### Injection pulse on test structures





Difficult to measure the effective  $Q_T$ We observe of the activation of the positive feedback

## Experimental results: exploratory array

#### Pulsed (410 nm) focused laser



# Response to four laser pulses per integration time



## Experimental results: exploratory array







Number of detected particles per frame

1000 acquisitions each having 35ms

Lup pixel appears to be more sensitive wrt bjt and nw pixel.

# OUTLOOK:

<u>A novel design</u> for position sensitive detectors without an analogue amplifier has been proposed and validated with signals from laser and alpha particle illumination.

<u>A few variant</u> have been implemented giving indication on the most efficient layout.

<u>The limited efficiency</u> to alpha particles was anticipated and it is further being investigated to confirm the reason (limited/no depth extension of the collecting junction).

#### Future steps:

- confirm the results achieved with a technology that allows for deeper charge collection at the collecting node (targeting sensitivity to minimum ionising particles).
- pursue a survey campaign of available small feature size CMOS nodes allowing for deeper depletion (higher substrate resistivity, SOI solutions, ...).
- simulate the most promising technologies as accurately as possible
- proceed to design/simulate alternative layouts





# SPARE SLIDES

### PartiCam chip General Architecture



Global shutter:

- All pixels are reset at the same time and exposed to the radiation in parallel
- Pixel are then readout sequentially (detector dead time)

Rolling shutter:

Pixels are reset and starts integrating sequentially (do not see events in parallel)Pixel are then readout sequentially (row dead time)

# Implementing designs for an MPW UMC 65nm run



Typical switching probability of four test pixels (Lemu circuit) as a function of the injected charge, with DV fixed at 100 mV. The value of charge at which the curves cross the 50% probability is taken as  $C_{T}$ .

# Results: injection circuit



Threshold charge  $C_T$  as a function of DV for the LEmu cell (a) and  $C_T$  as a function of voltage supply ( $V_{DD}$ ) for a modified SRAM (b). The measurement shows an improvement of roughly one order of magnitude going from a custom SRAM to the LEmu cell.

# Results: dark runs



a) Refresh rate for false hit suppression as a function of DV for the LEmu layout; b) percentage of firing pixels in noillumination conditions as a function of DV.