### **Recent developments of CMOS pixel sensors and their applications to high energy physics experiments**

### Giornate di Studio sui Rivelatori

**Cogne** 

June 26th - 30th, 2023

Manuel Rolo (INFN)

# Si Pixel sensors: where&when to start?… CINFN



FRIDAY, FEBRUARY 11, 1966... UNIVERSITY MUSEUM/UNIV. OF PENNSYLVANIA... 1:30-4:30 P.M.

SESSION XI: Digital Applications of Field-Effect Transistors

FPM 11.4: A Thin-Film Solid-State Image Sensor\*

P. K. Weimer, G. Sadasiv, H. Borkan, L. Meray-Horvath, J. Meyer,

**RCA** Laboratories

Princeton, N. J.



FIGURE 6-One method of coupling out the video signal from an array of photoconductor-diode elements. Alternatively, the complementary inverters can be replaced by a single column of transistors.

1965 International Electron Devices Meeting

4.5 A MONOLITHIC MOSAIC OF PHOTON SENSORS FOR SOLID STATE IMAGING APPLICATIONS, M. A. Schuster and G. Strull, Westinghouse Electric Corp., Baltimore, Md.

Monolithic silicon mosaics of photosensor elements have been developed for solid state imaging applications. The physical structure, design features, and performance characteristics of these electro-optical devices will be presented.

IEEE TRANSACTIONS ON PARTS, HYBRIDS, AND PACKAGING, VOL. PHP-10, NO. 3, SEPTEMBER 1974

#### A Hybrid Integrated Silicon Diode Array for Visible Earth-Horizon Sensing

IEEE ELECTRON DEVICE LETTERS, VOL. EDL-1, NO. 9, SEPTEMBER, 1980



M. MATSUMURA, MEMBER, IEEE, H. HAYAMA, Y. NARA AND K. ISHIBASHI

PHOTO-COND. MOS-CAP.  $FET$  $CVD$   $SiO$ **TEREST**  $a - S$  $SiO<sub>2</sub>$ LIGHT ABSORBER (C-Si)



FRANK J. BACHNER, MEMBER, IEEE, RONALD A. COHEN, MEMBER, IEEE, ROBERT W. MOUNTAIN, WILLIAM H. MC GONAGLE, AND ARTHUR G. FOYT, MEMBER, IEEE



Fig. 2. Cross-section of a portion of an eight diode array showing the  $n^{+}$  active region, the p<sup>+</sup> channel stop, the passivating oxide and the metal edge-shields.

## Si Pixel sensors: where&when to start?… CINFN

Semiconductor **Nuclear Particle Detectors**  Proceedings of an Informal Conference

Asheville, N. C., September 28-30, 1960

#### Foreword

The progress of science has always followed the development of the experimental arts, and this has been as true in nuclear physics as it has been in astronomy, chemistry and biology. One has only to mention the ionization counter, the cloud chamber, the scaling circuit, nuclear emulsions, magnetic spectrometers, the modern scintillators, and the bubble chamber to bring to mind the historical framework of experimental nuclear physics. To this distinguished lineage we may now have to add the semi-conductor detector. Certainly it looks like a worthy candidate for such a position; its speed and generosity of response, linearity of pulse height with particle energy, small size, cheapness and modest requirement as to power supply, place it in a class by itself, and anything in a class by itself is likely to

go a long way.

Arthur H. Snell Chairman, Subcommittee on Instruments and Techniques

### CMOS image sensors







## CMOS image sensors… are everywhere!



- ❖ CMOS Active Pixel Sensor is today a mature technology and a steady leader in the image sensor market
- ❖ Front-side-illumination on state-of-the-art CMOS imager pixels O(1µm) limits light incidence
- ❖ BSI devices have BEOL below the photodiode region, avoiding reflection of the incident light
- Ramping up interest on 3D stacked sensors, using TSVs and employing vertical integration of sensor and readout&processing tiers
- ❖ Combination of BSI, 3D integration and CMOS deep sub-micron technologies should allow for 100% fillfactor, high-speed signal digitisation and processing on CMOS sensors



## Drivers for 3D Integration





2D-Moore's law is slowing down



#### Produce the chips:

- 2-3nm fab. => CAPEX: 30B\$
- FUV Litho: 120-150MS for 7nm

#### Design the chips:

- $\cdot$  7nm =  $>$  300MS
- 5nm => 550M\$

#### Move to a System Approach (SoC or SiP) D





ECFA Detector R&D Roadmap Symposium of Task Force 7 Electronics and On-detector Processing, Christophe Wyon

# 3D Integration - concept





- Concept:
- Stacking of multiple (>2) layers: detection layer + ROIC layers
	- Example: passive photodetector layer + analog ROIC + digital image processor
- Using high density bumping + area redistributed TSVs
- **Advantages:**
- General: optimization of (CMOS) technology for different layers
- Imager system:
	- Vertical parallel readout chain allows high speed
	- Triple (n-fold) area per pixel allows complex electronics per pixel ÷
	- Low capacitance interconnect to digital image processor allows high speed and ٠ low power
- Challenge: system architecture:
	- Optimal split in different layers of functionality and technology

### Stacked chips and interconnection



- **C4**: **c**ontrolled-**c**ollapse **c**hip **c**onnection D
- developed by IBM in the 1960s and widely used for high-I/O-count applications
	- solder is placed on a conductive pad in electrical connection with the integrated circuit (IC) of the semiconductor die
	- semiconductor die heated to bond the solder to the pad
	- the solder then forms a spherical shape due to the surface tension of the solder
	- in conventional C4 structures, spherical solder deposits are referred to as "solder bumps."









Mixed polymer and Cu-Cu thermocompression bonding



**INFN** 

## Advanced 3D Integration



#### **ISSCC 2019 / SESSION 5 / IMAGE SENSORS / 5.7**

#### 5.7 A 256×256 40nm/90nm CMOS 3D-Stacked 120dB-**Dynamic-Range Reconfigurable Time-Resolved SPAD Imager**

Robert K. Henderson<sup>1</sup>, Nick Johnston<sup>1</sup>, Sam W. Hutchings<sup>1</sup>, Istvan Gyongy<sup>1</sup>, Tarek Al Abbas<sup>1</sup>, Neale Dutton<sup>2</sup>, Max Tyler<sup>3</sup>, Susan Chan<sup>3</sup>, Jonathan Leach<sup>3</sup>

<sup>1</sup>University of Edinburgh, Edinburgh, United Kingdom <sup>2</sup>STMicroelectronics, Edinburgh, United Kingdom <sup>3</sup>Heriot-Watt University, Edinburgh, United Kingdom



Figure 5.7.5: In-pixel histogramming mode: (a),(b) two-step timing schemes for LIDAR; (c) distance sweep over 1.6m; (d) histogram bin uniformity over full array: (e) 3 images from a 30fps movie taken at 50m.



# Si Single-photon Avalanche Detectors





# SPAD-based single-photon detectors



**Analog SiPM**  $(Ta=25 °C, M=7.5 \times 10^5)$ Number  $10$ Time www.hamamatsu.com

- Cells connected to common readout
- Analog sum of charge pulses
- Analog output signal



- Each diode is a digital switch
- Digital sum of detected photons
- Digital data output

#### Thomas Frach (PHILIPS)

## Analog vs. Digital SiPM



Analog Silicon Photomultiplier Detector



Digital Silicon Photomultiplier Detector



# 2D vs 3D Digital SiPM



### Benefits of Digital SiPM for TOF-PET

#### Advantages

- 1 TDC per SPAD
- Uniform SPTR per pixel
- SPAD to SPAD skew correction

#### Cons of 2D implementation

- Low fill factor
- Same process for SPAD and CMOS
- No room for digital signal processing



courtesy: Serge Charlebois

# 3D Digital SiPM

### 3D digital SiPM concept

- •Digital SiPM to take advantage of the SPAD's digital nature
- •3D integration enables
	- Independent optimization of detector layer and readout electronics
	- •One-to-one coupling minimizes digitization power, allows afterpulsing mitigation, enabling/disabling cells
	- •One-to-one coupling between the SPAD and the Quenching circuit with uniform routing
	- One-to-one coupling provides greater immunity to process, voltage and temperature variations  $\rightarrow$  picoseconds timing
	- Time-to-digital converter per pixel
- Promising new photodetectors
	- for fast timing applications: 10 ps time-of-flight PET or sub-ns calorimeters
	- for low background large scale experiments : in-situ digital processing







# Advanced 3D Integration



#### **ISSCC 2018 / SESSION 5 / IMAGE SENSORS / 5.9**

 $5.9$ A 256×256 45/65nm 3D-Stacked SPAD-Based Direct TOF Image Sensor for LiDAR Applications with Optical Polar Modulation for up to 18.6dB Interference **Suppression** 

Augusto Ronchini Ximenes<sup>1</sup>, Preethi Padmanabhan<sup>2</sup>, Myung-Jae Lee<sup>2</sup>, Yuichiro Yamashita<sup>3</sup>, D. N. Yaung<sup>3</sup>, Edoardo Charbon<sup>1,2</sup>

<sup>1</sup>Delft University of Technology, Delft, The Netherlands <sup>2</sup>EPFL, Neuchatel, Switzerland; <sup>3</sup>TSMC, Hsinchu, Taiwan



Letters:

15mm tall

5ms exposure

per point

25

25

30

 $30$ 

-Ground truth

· Measured

20

 $20$ 









#### **Different target reflectivities**

- $[1]$  White wall 50%
- $[2]$  Black wall 8%
- $[3]$  White pillar 60%
- $[4]$  Aluminum bin 54%
- $[5]$  Cardboard box 21%

#### 3D Integration + Backside Illumination **INFN**

### **BSI + 3D-Stacking**





- Tier 1: SPADs + microlenses
- Tier 2: quenching, recharge, TDCs, multi-core, memories, communication unit, I/O

Edoardo Charbon, TechnoWeek2018 E. Charbon, C. Bruschini, M-J Lee, ICECS2018



## Advanced 3D Integration w/ BSI

 $D - 1$ 

Top

**Bott** 

12.73 mm



#### **ISSCC 2018 / SESSION 5 / IMAGE SENSORS / 5.1**

#### A Back-Illuminated Global-Shutter CMOS Image  $5.1$ Sensor with Pixel-Parallel 14b Subthreshold ADC

Masaki Sakakibara<sup>1</sup>, Koji Ogawa<sup>1</sup>, Shin Sakai<sup>1</sup>, Yasuhisa Tochigi<sup>1</sup>, Katsumi Honda<sup>1</sup>, Hidekazu Kikuchi<sup>1</sup>, Takuya Wada<sup>1</sup>, Yasunobu Kamikubo<sup>1</sup>, Tsukasa Miura<sup>1</sup>, Masahiko Nakamizo<sup>1</sup>, Naoki Jyo<sup>2</sup>, Ryo Hayashibara<sup>2</sup>, Yohei Furukawa<sup>3</sup>, Shinya Miyata<sup>3</sup>, Satoshi Yamamoto<sup>1</sup>, Yoshiyuki Ota<sup>1</sup>, Hirotsugu Takahashi<sup>1</sup>, Tadayuki Taura<sup>1</sup>, Yusuke Oike<sup>1</sup>, Keiji Tatani<sup>1</sup>, Takashi Nagano<sup>1</sup>, Takayuki Ezaki<sup>1</sup>, Teruo Hirayama<sup>1</sup>

'Sony Semiconductor Solutions, Atsugi, Japan <sup>2</sup>Sony Semiconductor Manufacturing, Kumamoto, Japan <sup>3</sup>Sony LSI Design, Fukuoka, Japan

 $14 - 14$ 







### Wafer-to-wafer bonding techniques





### Wafer-to-wafer bonding techniques



**20** Manuel Rolo [INFN] CMOS sensors and readout for experimental physics: challenges, opportunities and future trends GSR 2023, Cogne (IT)



# Outlook for CMOS APS Imagers

- Innovation on image sensor integration technologies mostly driven by the need of higher frame rates and higher pixel resolutions
- Enabled by the use of stacked device structures employing optimised sensor process technologies and advanced CMOS nodes
- Notable recent achievements featuring "pixel-parallel stacked circuitry" and UDSM CMOS circuits with more intelligence on board of the processing units
- Pixel-pitch Cu–Cu connections, wafer-on-wafer (WoW) bonding or Chip-on-wafer (CoW) when readout circuitry is smaller than the optics,…



Figure 5: FIB-SEM X-section of  $l \mu m$  pitch copper pads after  $400^{\circ}$ C-2h annealing.



Y. Oike, "Evolution of Image Sensor Architectures With Stacked Device Technologies," in IEEE Transactions on Electron Devices, 2021



Y. Kagawa et al., "Novel stacked CMOS image sensor with advanced Cu2 Cu hybrid bonding," in IEDM Tech. Dig., Dec. 2016

(left) A. Jouve et al., "1μm Pitch direct hybrid bonding with <300nm wafer-to-wafer overlay accuracy", 2017 IEEE S3S Conf



### 3D Integration Roadmap





ECFA Detector R&D Roadmap Symposium of Task Force 7 Electronics and On-detector Processing, Christophe Wyon

## On the definition of "Monolithic CMOS"



#### **ISSCC 2018 / SESSION 5 / IMAGE SENSORS / 5.1**

#### $5.1$ A Back-Illuminated Global-Shutter CMOS Image Sensor with Pixel-Parallel 14b Subthreshold ADC

Masaki Sakakibara<sup>1</sup>, Koji Ogawa<sup>1</sup>, Shin Sakai<sup>1</sup>, Yasuhisa Tochigi<sup>1</sup>, Katsumi Honda<sup>1</sup>, Hidekazu Kikuchi<sup>1</sup>, Takuya Wada<sup>1</sup>, Yasunobu Kamikubo<sup>1</sup>, Tsukasa Miura<sup>1</sup>, Masahiko Nakamizo<sup>1</sup>, Naoki Jyo<sup>2</sup>, Ryo Hayashibara<sup>2</sup>, Yohei Furukawa<sup>3</sup>, Shinya Miyata<sup>3</sup>, Satoshi Yamamoto<sup>1</sup>, Yoshiyuki Ota<sup>1</sup>, Hirotsugu Takahashi<sup>1</sup>, Tadayuki Taura<sup>1</sup>, Yusuke Oike<sup>1</sup>, Keiji Tatani<sup>1</sup>, Takashi Nagano<sup>1</sup>, Takayuki Ezaki<sup>1</sup>, Teruo Hirayama<sup>1</sup>

> Data CIS wafer: 90nm 1 Poly 4 Metal Layer

Logic wafer: 65nm 1 Poly 7 Metal Layer

<sup>1</sup>Sony Semiconductor Solutions, Atsugi, Japan <sup>2</sup>Sony Semiconductor Manufacturing, Kumamoto, Japan <sup>3</sup>Sony LSI Design, Fukuoka, Japan

Item

Process



### **Disclaimer for the next slides:** The availability of advanced wafer-to-wafer bonding techniques inevitably leads to some ambiguity on the definition of the terms "hybrid" and "monolithic"**ADC** resolution **14 [bit]**

## Monolithic Active Pixel Sensors



- **Sensor and Readout Electronics share the same wafer, as opposed to hybrid pixel** sensors, which use two chips that need to be interconnected
- Enabling technology for low material budget and/or very low power space applications, frontier detectors for particle physics
- Embedded electronics, less components and connectors: Lower cost and increased reliability P on assembly and production of detectors:
	- no need for costly fine-pitched flip-chip assembly
	- small pixel pitches:  $O(10-30 \mu m)$  and low [capacitance] power:  $O(10-100 \mu W/cm^2)$
	- less (failing) connectors and lower material budget
	- cost reduction for large productions (use of a commercial CMOS foundry): increased dieper-wafer and reduced cost per device

## MAPS: The Evolution of the Species













T.

**ULTIMATE in STAR IPHC Strasbourg First HEP MAPS system** 



TJ-Monopix: 20 x 10 mm

LF-CPIX (Demonstrator)







First MAPS with sparse readout

similar to hybrid sensors

for data aggregation

Chip-to-chip communication





**ATLAS CMOS** 

MAPS with:

Chip-to-chip

Serial power

Sparse readout

communication

**Depleted radiation hard** 





FCC, CLIC, ... Large stitched fast radiation hard MAPS with: Sparse readout Chip-to-chip communication Serial power



Modified: full depletion, better radiation tolerance

**25** Manuel Rolo [INFN] CMOS sensors and readout for experimental physics: challenges, opportunities and future trends GSR 2023, Cogne (IT)

**ALPIDE in ALICE** 

### STAR HFT at the Relativistic Heavy Ion Collider (RHIC) WINFN

### First MAPS based vertex tracker at a collider experiment!



# MIMOSA28 in STAR Heavy Flavour Tracker CINFN

#### **Basic Detector Element**

Ladder with 10 MAPS sensors  $(2 \times 2 \text{ cm} \text{ each})$ 





4 ladders / sector 5 sectors / half 10 sectors total



carbon fiber sector tubes  $($  200  $\mu$ m thick)

adapted from P. Riedler, CPAD 2018

## CMOS sensors for ALICE ITS2+MFT



### ALICE LS2 upgrades with Monolithic Active Pixel Sensors (MAPS)



## ALPIDE Chip - applications beyond ALICE





 $1.5 \le \eta \le 1.5$ 

#### $NICA MPD (@JINR)$



#### **sPHENIX (BNL)**



#### proton CT (tracking)



#### $CSES - HEPD2$



#### L. Musa – EIROforum, Topical Workshop, CERN, May 2018

## MAPS for Medical Applications



Aiming the Bragg peak requires fine tuning of the proton energy to account for the tissue densities they have to traverse to reach the tumor.



X-ray 3D CT cannot distinguish tissue densities with the required precision: proton therapy limit today (bigger systematic error, up to 5%). But protons actually can (and with much less dose,  $\approx 1.5$  mGy vs. 10-100 mGy).

courtesy slide from Piero Giubilato: ERC iMPACT



## MAPS for Medical Applications



The pCT works on the same principle as a "standard" x-rays CT: recording particles passing through the target from different angles to reconstruct a 3D image. Main difference is that, while photons are simply absorbed, protons also scatters.



## ALPIDE first "proton" light



ALPIDE used to take a demonstrative proton radiography of a pen: metal, different plastic densities, air distinguishable.



### Monolithic APS in Space



#### Low power, reliability & small pixels ( $< 50 \mu m$ )



- $\hookrightarrow$  Not much room for heavy magnets in space experiments!
	- $\diamond$  Extra-small pixels to achieve the target tracks resolution
	- $\diamond$  No much room for power supplies also: ultra low power definitely a must!
	- $\diamond$  Extreme reliability in harsh operational conditions

#### $\star$  Monolithic CMOS pixel sensors are a good choice to meet these goals!

## ALPIDE chip for space applications

- direction detector DD ("tracker") of the High Energy Particle Detector (HEPD-02) will be onboard of the China Seismo-Electromagnetic CSES-02 satellite (launch scheduled to 2022)
- $\cdot$  5 triple-stacked-stave turrets, stave mounts 10 ALPIDE (50 $\mu$ m)
- Low-power strategy: control line instead of high speed data link for readout and regional clock-gating at system level
- The HEPD-02 silicon tracker will become the **first use case of** MAPS technology in space instruments!







P Zuccon, iWoRiD2021



# The ALPIDE (ALICE Pixel Detector) Sensor



- 180nm TJ CMOS imaging sensor process
- System-grade large scale monolithic sensors with sparse readout
- charge collection by diffusion only slow signals, unfit for O(ns) timing; sensitive to bulk damage due to collection time
- reverse bias increases depletion volume, sensor is not fully depleted
- Best in class in terms of system readiness!

# Depleted MAPS, large CE (HV-CMOS)





- e.g. ATLASpix, LF-Monopix, Coolpix, LF2
- Charge is collected by drift faster signals!
- Uniform electric field and very good radiation tolerance (1E15  $n_{eq}/cm^2$ )
- readout circuitry inside the collection electrode degrades input capacitance and hence SNR
- large CE: analog power, sensitivity to coupling of signals
- Initially proposed for ALTAS outer pixel layer Phase 2

# Silicon on Insulator (e.g. PIXOR, SOPHIAS) WINFN



- buried oxide separates silicon layer (front-end circuit) and sensor on high resistivity substrate
- BOX is fairly thick and this increases the sensitivity to the damage caused by ionizing radiation
- high radiation tolerance, large depletion volume
- back-gate effect (causes shift on FET  $V_{th}$ ) solved with Buried P-Well (BPW), but pixel capacitance increases
- SOI wafers cost, single vendor, wafer capability for volume?

## MAPS for neutron detection



- Neutron imaging provides information on materials and structures otherwise opaque to X-rays <mark>\*</mark> (metal and mechanical structure analysis, automotive and aviation safety-sensitive diagnosis)
- **\*** Particularly important for the study of archaeological samples, non-destructive tests with high spatial resolution and low neutron fluxes (avoids material activation)
- **\*** Silicon is not sensitive to neutrons, but one could use a conversion material (e.g. lithium fluoride or enriched Boron) and then use a silicon sensor as detector
- **\*** use of 3D geometries to increase the probability of detecting reaction products
- Ongoing activity using MAPS on a HR-substrate (A) and SOI technology (B)



 $\sqrt{2}$  a monolithic 3D detector would be a turning point for the field of neutron imaging

## Fully-Depleted MAPS with small CE





- TJ180nm Investigator Sensor (ALICE) test chip, above 97% eff; 134 pixel sub-matrices of different designs (electrode size, PWELL spacing)
- use of a n-type layer to improve depletion under deep PWELL → better radiation tolerance (Investigator irradiated up to 1E15  $n_{eq}/cm^2$  and 1 Mrad in several steps) and charge collection by drift
- small collection electrode: low capacitance, low power, better isolation electrode/circuit
- depletion depth limited to the epi-layer (about  $25 \mu m$ )
- Design of two full-scale demonstrators to match ATLAS specifications for outer pixel layers: TJ MALTA

## Depleted MAPS for Future Detectors





- Hit rate and radiation hardness for Frontier Detectors could require improvements of ~2 orders of magnitude in respect to the state-of-the-art technology
	- **\*** Charge collection by drift: faster signals, better radiation hardness
	- **\*** New architectures for higher event rate capability
	- Advanced integration and interconnect technology for large sensor area and lightweight modules

### Opportunities for fully-depleted CMOS sensors



- ✦ cost reduction for large productions (use of a commercial CMOS line)
- ✦ embedded electronics, less components and connectors: increased system reliability with simpler system design, production and assembly all contribute to cost saving
- ✦ enabling technology for low material budget and/or very low power space applications, frontier detectors for particle physics



### **ARCADIA DMAPS R&D at INFN**

Advanced Readout CMOS Architectures with Depleted Integrated sensor Arrays



#### Fully Depleted Monolithic Active Pixel CMOS sensor technology platform allowing for:

- $*$  Active sensor thickness in the range 50 µm to 500 µm;
- $*$  Operation in full depletion with fast charge collection by drift, small collecting electrode for optimal signal-to-noise ratio;
- ✴ Scalable readout architecture with ultra-low power capability (O(**10 mW/cm2**));
- $*$  Compatibility with standard CMOS fabrication processes: concept study with small-scale test structure (SEED), technology demonstration with large area sensors (ARCADIA)
- $*$  Technology: LF11is 110nm CMOS node (quad-well, both PMOS and NMOS), high-resistivity bulk
- $*$  Custom patterned backside, patented process developed in collaboration with LFoundry



# Sensor Concepts and post-processing

- $*$  n-type high resistivity active region + n-epi layer (reduces punch-through current between p+ and deep pwells)
- $*$  sensing electrodes be biased at low voltage (< 1V)

insulator and metal deposition

 $*$  BSI Reverse-biased junction: depletion grows from back to top



n-eoi2 **Active** thickness: 48um

Sensina

n-epi

n-substrate

electrode

Pixel electronics:

1.2V MOSFETS

eep pwel

p+ wafers - double epi

High Resistivity n-epi 1 p+ substrate Total thickness: 300um

thinning down to 100 or 300μm total thickness



# Full-chip FD-MAPS: ARCADIA MD3



### Top Padframe

Auxiliary supply, IR Drop Measure

### **Matrix**

512x512 pixels, Double Column arrangement

### End of Sector (x16)

Reads and Configures 512x32 pixels

### Sector Biasing (x16)

Generates I/V biases for 512x32 pixels

### **Periphery**

SPI, Configuration, 8b10b enc, Serializers

### Bottom Padframe

Stacked Power and Signal pads

# Full-chip FD-MAPS: ARCADIA MD3





\* Pixel size 25 µm x 25 µm, Matrix core 512 x 512, 1.28 x 1.28 cm<sup>2</sup> silicon active area, "side-abuttable"

- Triggerless data-driven readout and low-power asynchronous architecture with clockless pixel matrix
- High-rate operation (16 Tx): 17-30 mW/cm<sup>2</sup> depending on transceiver driving strength
- Low-power operation (1 Tx): **10 mW/cm2**

# ARCADIA MD3 data flow modes



- Each sector has an independent readout and output link when operating in High Rate Mode Ж
- Sector data is sent out (8b10b encoded) via dedicated 320MHz DDR Serialisers **Ж**
- In Low Rate Mode, the first serialiser processes data from all the sections. The other serialisers **Ж** and C-LVDS TXs(\*) are powered off in order to reduce power consumption.



**\*** "A 2 Gbps custom LVDS transceiver for the ARCADIA project", talk at IEEE NSS-MIC 2021

High Rate mode **Low Rate mode** 



# ARCADIA MD3: charged particles













# MD3 cosmic data: setup and cluster size



- Cosmic ray data taking: 1 week
- 3-plane MD3 installed on a black box, neither temperature control nor parameter optimisation (pixel discriminator  $V_{th}$ ) still to be equalised at double-column level).
- Threshold 290  $e$ -, MPV = 4 pixels
- More than 90% of clusters with less than 6 fired pixels



 $400 -$ 500 INFN

# MD3 cosmic data: x-y residuals





Selection criteria:

- 1 cluster per plane
- dt <= 10 clock cycles
- Cluster dimension <= 4 in all planes



#### Selected ~46% of the synchronised events

# FD Monolithic Active Microstrips



Design and Production of continuous and "pixelised" strips, range 10 - 100µm pitch

Proof-of-concept: CMOS monolithic strip block and readout electronics (active sensor area is 12800 × 3200 μm2 )



Gensors: TCAD Simulation Study of an Innovative Sensors: TCAD Simulation Study of an Innovative Design Concept. Sensors 2021, 21, 1990. Design Concept. Sensors 2021, 21, 1990. https://doi.org/10.3390/s21061990 <https://doi.org/10.3390/s21061990>

## Readout: 32-channel architecture



- preAmp: CSA + TP injection circuit
- Slow Shaper branch for charge measurement with externally controlled S&H circuit
- Analogue readout: MUX-differential output buffer
- Digital readout: Wilkinson ADC and serialiser
- Trigger output: Fast Shaper branch providing a fast-OR output



# FD Monolithic Active Microstrips



First tests with 90Sr 0.86  $\sum_{\text{delay of 0.82}}^{0.84}$  $0.78$  $0.76$ 3 HOLD [V]  $\mathbf 0$  $2.4$  $2.2$  $\sum_{\substack{c=1\\c_0 \neq 0}}$  2.0 1.6 20  $50$  $\mathsf{O}$ 10 30 40 t [us]



- ASTRA FastOR signal provides trigger to the FPGA
- FPGA sends HOLD signal and then start readout of analogue MUX



# ARCADIA Sensor: R&D for fast timing

- partial lot of HR and p+ wafer splits implement an extra gain layer added to the sensor;
- first small-scale demonstrator 4 x 16 mm2;
- 8 matrices (64 pixel pads each) implementing different sensor and front-end flavours;
- 250 x 100 µm2 pixel pads;

64 analogue outputs on each side, rolling shutter of single matrix readout;







# Resolution of a Si timing detector



$$
\sigma_{\text{t}}^2 = \sigma_{\text{timewalk}}^2 + \sigma_{\text{Landau}}^2 + \sigma_{\text{TDC}}^2 + \sigma_{\text{Jitter}}^2
$$

amplified signal



#### **Time Walk**: minimised by using Constant Fraction Discriminator (CFD) for time reference

- **Landau** noise: Landau fluctuations of the charge deposited during the FEE integration time); reduced for thinner sensors (50, 35  $\mu$ m)
- **TDC**: quantisation error of the time-to-digital converter (bin/√12)
- **Jitter:** reduced by increasing SNR with gain.

$$
\sigma_t = \frac{\sigma_V}{dV/dt} \cong \frac{t_{rise}}{Signal} \cong \frac{ENC}{I_{Ind}}
$$

- Low Equivalent Noise Charge (ENC) with a low noise amplifier
- $\triangleright$  For a given power and bandwidth: **ENC**  $\alpha$  **C**<sub>d</sub>
- Larger  $I_{Ind}$  possible with a gain layer

# Low Gain Avalanche Detector (LGAD)





- Silicon detectors with charge multiplication
- Gain layer provides a high-field region
- Radiation hard  $(10^{15} \text{ neg/cm}^2)$
- Low Noise (low shot noise)
- Improved SNR: 5-10 times better than current PIN detectors
- Good timing resolution:  $\sigma_t = 30$  ps  $\rightarrow$  50 µm thick LGADs (1.3  $\times$  1.3 mm<sup>2</sup>)  $\sigma$
- No-gain region  $\sim$  30-80 µm  $\blacktriangleright$

A. Bisht et. el., Characterization of Novel trench-isolated LGADs for 4D tracking  $\sigma$ 

 $\rightarrow$  No-gain region  $\sim$  3 µm

# FastPIX (180nm)



### **exploring the intrinsic limits of 180 nm**

- Small (8.66 to 20 µm) hexagonal pixels with optimised process for fast charge collection
- Time resolution:  $\sim$ 100 ps achieved in test beam at >99% efficiency
- Position resolution:  $\sim$ 1 µm for 8.7 µm pitch
- So far, "only" a technology demonstrator



#### D. Dannheim, BTTB 2023

 $\Delta t$  [ns]

### SiGe HBT sensors for picosecond-level timing





#### **IHP SG13G2 130 nm** process featuring **SiGe HBT**

Peak transition frequency vs. technology node



A. Mai and M. Kaynak, SiGe-BiCMOS based technology platforms for mm-wave and radar applications. DOI: 10.1109/MIKON.2016.7492062







M. Schröter, U. Pfeiffer and R. Jain, Silicon-Germanium Heterojunction Bipolar Transistors for mm-Wave Systems: Technology, Modeling and Circuit Applications.





### PicoAD Sensor Concept



PicoAD: Large collection electrode, SiGE (Heterojunction Bipolar Transistor) HBT **with gain layer**

#### **Multi-Junction Picosecond-Avalanche Detector<sup>®</sup>** with continuous and deep gain layer:

- De-correlation from implant size/geometry
	- $\rightarrow$  high pixel granularity and full fill factor (high spatial resolution and efficiency)
- Only small fraction of charge gets amplified
	- $\rightarrow$  reduced charge-collection noise

(enhance timing resolution)

#### gain 60-70 for a MIP



#### The PicoAD<sup>®</sup> sensor works. Testbeam of the monolithic proof-of-concept ASIC provided:

- Efficiency =  $99.9 \%$  including inter-pixel regions
- Time resolution  $\sigma_t = (17.3 \pm 0.4)$  ps : 13 ps at center and 25 ps at pixel edge (although sensor not yet optimized for timing)

#### courtesy: T. Kugathasan





### "Nuclear powered vacuum cleaners will probably be a reality within 10 years."

Alex Lewyt - 1955

### Novel trends



### "Nuclear powered vacuum cleaners will probably be a reality within 10 years."



### Alex Lewyt - 1955

*quoted in the same year as "the worst prediction of all time" by the New York Times*

### Novel trends



#### "Nuclear powered vacuum cleaners will probably be a reality within 10 years."

#### Alex Lewyt - 1955



*quoted in the same year as "the worst prediction of all time" by the New York Times*

*Predicting the future, or even the next decade, of silicon detectors could give you hilarious material for the XLI Edition of this School…*

# Trending up: go "green"



courtesy slide from Magnus Mager

courtesy slide from Magnus Mager



- **Observations:** 
	- Si makes only 1/7<sup>th</sup> of total material  $\blacksquare$
	- **irregularities** due to support/cooling
- ▶ Removal of water cooling
	- **possible** if power consumption stays below 20 mW/cm<sup>2</sup>



- ► Removal of the circuit board (power+data)
	- **possible** if integrated on chip  $\equiv$
- Removal of mechanical support
	- **benefit** from increased stiffness by  $\blacksquare$ rolling Si wafers

**Power requirement needs to be lowered to O(20mW/cm<sup>2</sup>)** 

## Trending up: go thinner



- **Technology:**
- Course + fine grinding
- Critical: thinning damage, impact on devices
- Wafer handling:
- Very thin wafers (< 100 um): use of carrier wafers and temporary wafer (de-)bonding technology
- IMEC results:
- Thinning down to 15 um  $\bullet$
- Total thickness variation  $\sim$  2 um on 200 mm wafer

*P. De Moor (IMEC)*



**Purely Si based collider detector for tracking and PID with a VERTEX** with an unprecedented low material budget of  $< 0.05$  %  $X_0$  per layer







50 µm thin 300 mm Silicon Interposer Wafer with Cu-RDL metallisation. Source: Fraunhofer IZM





## Wafer Thinning, applied to MAPS



or… μITS3, i.e. 6 ALPIDEs at ITS3 radii

 ALICE ITS3 working group demonstrated the bending, operation and performance of thinned MAPS, using 1.5 cm × 3 cm ALPIDE chips, and system studies towards the integration of wafer-scale sensors

- bent to radii of about 2cm without any signs of mechanical or electrical damage
- characterisation using a 5.4 GeV electron beam, detection efficiencies above 99.9 % at typical operating conditions
- 3-layer integration successful using 50 μm dummy Silicon

[arxiv:2105.13000 "](https://arxiv.org/abs/2105.13000)First demonstration of in-beam performance of bent Monolithic Active Pixel Sensors"





Magnus Mager CEPC2021

## Trending up: Bigger, Stitched Silicon





- \* (left) Example of a wafer-scale imaging sensor chip for X-Ray applications developed at RAL (UK)
- \* 139 x 120 mm CIS, Towerjazz 180nm on 200 mm (8'') wafers, 1 sensor per wafer
- 2D Stitching paves the way for all-silicon CMOS monolithic APS as active interposers: substrate handles signal, power and data interconnects, enabling the development of ultra-low material budget trackers;
- particularly interesting assuming 12'' wafers, very low power (no water cooling) and no mechanical support for an only-silicon inner tracker in future HEP colliders. Different considerations may apply for an outer Si-tracker...

## 2D Stitching



- ⊙ However the challenge is the need of customized solutions for the wide field of different applications *i.e.* 
	- 1D Stitching in low complexity (non CMOS) optical sensors (PDs) for large panels and thus interaction with final assembly concepts
	- 2D Stitching within wafer with high complex circuitry and thus challenge of device/layout optimization on stitching borders

LFoundry presentation at IUNET meeting, Sep 2017







Reticle

Large Die 2D stitched (X and Y direction)



### **Cost and Yield considerations** (my favourite slide on)





Cost of \$100,000/m<sup>2</sup> tracking area is achievable with the following assumptions

- > 75% Yield  $\bullet$
- **No stitching**  $\bullet$
- Wafer cost <\$2,000 (only achievable using high volume CMOS manufacturing)  $\bullet$

# Summary and Outlook



- Advanced integration technologies introduced by the imaging industry is driving the development ☀ of frontier detectors for science: TSV, fine-pitched bump bonding, wafer-wafer bonding
- 3D integration of sensor and readout tiers using TSV and/or BSI (for photon detection) are pushing ☀ the limits of highly segmented high-gain silicon detectors for time-of-flight measurements with excellent timing and spatial resolution
- The development of very low-power monolithic fully-depleted sensors using standard CMOS lines 米 and foundries is an enabling technology for future colliders, both for future low material budget silicon trackers and for timing layers, space and medical applications

CMOS Sensors seem to have created a "class by itself, and anything in a class by itself is likely to go a long way." (Arthur H. Snell)

# **Thank you for listening!**

CMOS sensors and readout for experimental physics: challenges, opportunities and future trends

#### Giornate di Studio sui Rivelatori

**Cogne** June 26th - 30th, 2023



Istituto Nazionale di Fisica Nucleare

Manuel Rolo (INFN)