


Front-end design in 28 nm CMOS

Luigi Gaioni for the BG/PV group


Flash ADC based front-end

2





- **AC coupled, auto-zeroed comparators**, operated with 40 MHz clock, implementing a **2-bit flash ADC**. The design is ideally insensitive to device threshold voltage mismatch → threshold tuning DAC not required
- Overall **current consumption**: 5.4 μA → 4.9 μW **power consumption** @ $V_{DD}=0.9\text{ V}$
- Elementary cell size: 25 x 50 μm^2 (analog+digital)
- Minimum **in-time threshold**: 600 e-

- Preamplifier (regulated cascode) two independent feedbacks
- Ancillary blocks for **detector emulation**






Flash ADC based front-end



- **Prototype chip including a 4x8 readout matrix** has been submitted in a mini@sic run in October 2022
- Simple digital configuration and readout (shift registers)
- Prototype chip includes **standalone NMOS and PMOS** transistors for static and noise characterization

Prototype testing

4



- **Static** and **noise** characterization of single devices on going
- Received the first mezzanine with **wire-bonded chip** last Friday. Two more mezzanines now in Milano for wire bonding (thanks to Fabrizio Sabatini & Alberto Stabile)
- Debugging of **the test board** and **DAQ system** on going

ToT-based front-end

5

- A front-end architecture (optimized for very low threshold) is being investigated, based on **Time-over-Threshold (ToT)** → preamp + DC coupled comparator + **5/6-bits** threshold tuning DAC
- To be submitted in a mini@sic run in ~~October 2023~~ **January 2024**
- Development of **DAQ system** and **testing activity in 2024**

