

Akademia Górniczo-Hutnicza im. Stanisława Staszica w Krakowie

AGH UNIVERSITY

Low power, high accuracy ADCs and TDCs

Jakub Moroń^A

M. Firlej^A, T. Fiutowski^A, M. Idzik^A, S. Kulis^B, A. Molenda^A, K. Świentek^A

A) AGH University of Krakow, Poland B) CERN

This research was funded by the National Science Centre, Poland, under the grant no. 2021/43/B/ST2/01107

XII Front-End Electronics Workshop, 12-16 June 2023, Torino, Italy



- 10b ADC in CMOS 130nm and 65nm
 - Motivation
 - Architecture considerations
 - ADC design
 - Measurement results
 - Static and dynamic metrics
 - Power consumption
 - Radiation hardness
- TAC (Time to Analogue Converter)-based TDC
 - Architecture and design
 - Post-layout simulation results
 - Measurement results (no data yet...)
- Summary



Motivation – High Energy Physics experiments

Demands for readout electronics in high energy physics experiments are constantly rising:

- Higher luminosity more events more data
- Calorimetry needs amplitude measurement and digitization:
 - ADC (FE pulse maximum)
 - TDC (FE pulse time over threshold)



- Increasing complexity of event reconstruction starts to require:
 - Amplitude measurements in trackers (e.g. Upstream Tracker in LHCb)
 - 4-D detectors (pixel detector with precise timing measurement) not in scope of this talk
- Putting an ADC in each readout channel fairly not possible in the past:
 - Large power consumption (much higher than analogue FE)
 - Large die area



ADC FoMs (Figure of Merit)



agh.edu.pl

- Various features/parameters are important in ADC design/applications: effective resolution (ENOB), power, sampling frequency, area, etc... and can be used to create the "Figure Of Merit" (FOM) for ADC
 - Walden FoM [Walden, 1999]

$$FoM_W = \frac{P}{f_s \cdot 2^{ENOB}}$$

• Schreier FoM (DR) [Schreier, 2005]

$$FoM_{S,DR} = DR + 10log\left(\frac{BW}{P}\right)$$

• Schreier FoM (SNDR) [Ali, 2010]

$$FoM_S = SNDR + 10log\left(\frac{f_s/2}{P}\right)$$

 FoM_W is often given as:

- FoM_w^{hf}, measured at input sine with almost Nyquist frequency
- FoM_w^{lf}, measured at lower input frequency

Introduction to ADCs/DACs: Metrics, Topologies, Trade Space, and Applications, Boris Murmann https://github.com/bmurmann/ADC-survey/blob/main/pdf/ISSCC2022-Short%20Course-Murmann.pdf



SAR – principles of operation



- Comparison between sampled input voltage and DAC output voltage
- Comparison result → changes DAC output voltage closer to the input sample
- Each consecutive voltage change is half of the previous one
- Operation repeated N times for N-bit ADC



- Power and area-efficient architecture same circuitry used in loop N-times
- + Contains: one comparator, two DACs (differential) and SAR logic – fits well to modern digital CMOS
- DAC network usually capacitive no static power, serves also as S/H circuit
- Limited conversion rate

SAR ADC architecture



AGH

Architecture of 10-bit ADC

Differential segmented/split DAC with MCS switching scheme – ultra low power Dynamic comparator – no static power consumption, power pulsing for free Asynchronous logic – no clock tree – power saving, allows asynchronous sampling



- Available in both technologies
- Lower capacitance density
- Well defined matching parameters
- Smaller parasitics (especially to bulk)
- Minimal capacitance
 - 26.2 fF in CMOS 130 nm
 - 9.9 fF in CMOS 65 nm



- Available only in CMOS 65 nm
- Higher capacitance density
- Matching given by MC simulations
- Large parasitics (especially to bulk)
- Minimal capacitance of 2.5 fF



Two subjects have to be considered in terms of capacitive DAC design:

- Thermal noise
- Matching

Thermal noise is given by

$$\frac{kT}{C_{total}} < \frac{\sigma^2}{12}, \qquad \sigma = \frac{V_{ref}}{2^N} \quad \Rightarrow \quad C_{total} > 12kT \left(\frac{2^N}{V_{ref}}\right)^2$$

• N = 16b, C > 209 pF

Thermal noise is negligible for medium resolution ADC





To reduce total capacitance, N-bit DAC can be split into two sub-DACs, connected via series unit capacitor

$$C_u > \frac{9}{2\sqrt{2}\sigma_{Limit}^2} 2^{2L}(2^M - 1)K_{\sigma}^2 K_C \qquad \qquad K_{\sigma} \left[\%\mu m\right] \text{ Matching parameter} K_{C} \left[\frac{fF}{\mu m^2}\right] \text{ Capacitance density}$$

 C_u – minimal unit capacitance ensuring $3\sigma_{DNL} < \sigma_{Limit}$ (0.5 LSB assumed)

C_u cannot be smaller, than the technology limit

D. Zhang, Design of Ultra-Low-Power Analog-to-Digital Converters. Linköping University, 2012.

AGH



65 nm offers ~2.5 smaller minimal capacitance (9.9 fF vs 26.2 fF) 130 nm offers a slightly better matching

- 6-1-3 and 5-1-4, both with minimal 26.2 fF capacitor as C_u configurations selected for 130 nm
- 6-1-3 with minimal 9.9 fF capacitor as C_u selected for 65 nm





Selected capacitive DAC architectures

 DAC 613 MIMcap 130nm / 65nm
 C_u = 26.2 / 9.9 fF
 C_{in} = 1.68 / 0.64 pF



- DAC 514 MIMcap 130nm only $C_u = 26.2 \text{ fF}$ $C_{in} = 0.84 \text{ pF}$
- DAC 712 MOMcap 65nm only $C_u = 4.6 \text{ fF}$ $C_{in} = 0.59 \text{ pF}$





SAR asynchronous logic



"Typical" SAR ADC requires bit cycling clock

• For 10b ADC working at 50 MSps, at least 500 MHz (1 GHz in reality) needed

Such bit cycling clock have to be generated (PLL) and distributed in the ASIC – large power consumption.

Asynchronous, "event-driven" logic does not need bit cycling clock, so can save a lot of power.



Additionally, asynchronous logic requires a "start conversion" signal, not a sampling clock, so ADC can sample input signal asynchronously.

There are two downsides of the asynchronous logic:

- It have to be designed and simulated manually (no automatic synthesis and implementation)
- It needs to have a "settling delay" (see next slide) implemented



- Making settling time equal for each bit almost impossible
- Constant settling delay for each bit → a lot of time wasted...
- Variable (and configurable) settling delay implemented

Bit no.	9	8	7	6	5	4	3	2	1
Group	D9	D87		D65		D41			

Delay for each group set individually via slow control 3-bit register, with 175 ps/bit resolution in 130nm, ~120 ps/bit in 65nm

Jakub Moron, Low power, high accuracy ADCs and TDCs







Jakub Moron, Low power, high accuracy ADCs and TDCs







130 nm MIM 613





ENOB > 9.65 up to 50 MSps **ENOB** ≈ 9.5 at 55 MSps

Jakub Moron, Low power, high accuracy ADCs and TDCs

ENOB > 9.2 up to 45 MSps **ENOB** \approx 9.0 at 50 MSps



Measurements: ADC dynamic metrics – 65nm CMOS technology

65 nm MIM 613

65 nm MOM 712











FoM_{If} \leq **21** fJ/conv up to 50 MSps FoM \leq **24** fJ/conv up to 50 MSps

One of the best results so far among State of the Art ADCs in similar technology FoM_{If} ≤ **27** fJ/conv up to 45 MSps



- 65nm FoM_{If} ≤ 23 for sampling rates <60 MSps (MOM) and <80 MSps (MIM) For lower sampling rates, FOM_{If} increases due to decoupling leakage current
- 130nm achieves similar FoM (even at Nyqist) larger power but better ENOB

AGH



Radiation hardness of ADC in 130nm CMOS technology



Resolution drops after few hundred krad but recovers in few hours and stays good up to 500 Mrad



TDC design – general idea



agh.edu.pl

General idea: take advantage of the excellent ADC we have (130nm 613) and build analogue interpolation TDC around it.

- Time-to-Analog Converter (TAC) converts time into voltage (proportional to time)
- ADC converts TAC output voltage to binary number

TAC operation:

- Reset sampling capacitor to constant, known voltage
- Charge it with constant current between "Start" and "Stop" signals



TDC architecture



agh.edu.pl

Since ADC comprises capacitive DAC, an additional sampling capacitor in TAC is not really needed, and constant current can directly charge capacitive DAC in the ADC

- Phase Frequency Detector (PFD) converts time difference between rising edge on InU and InD inputs into current source control signals U, D
- Charge Pump (CP) charges (U) or discharges (D) capacitive DAC in the ADC.
 Charging current is determined by the bias voltage ViCP







Jakub Moron, Low power, high accuracy ADCs and TDCs





Summary



Summary

- Two ADC prototypes in 130nm CMOS technology designed and tested:
 - <u>613 split DAC:</u>
 - Excellent resolution (ENOB_{If} > 9.65, ENOB_{Nvg} ≈ 9.5 up to 50 MSps)
 - 680 μ W at 40 MSps with excellent FoM_{If} = 21 and FoM = 24 fJ/conv.
 - One of the best State of the Art ADC till now
 - Multichannel ready in fact already used in:
 - HGCROC (see D. Thienpont talk, Thursday 9:30)
 - FLAME and FLAXE (see M. Idzik talk, Thursday 10:30)
 - Radiation hardness (with annealing) up to 500 Mrad
 - <u>514 split DAC:</u>
 - Slightly lower power consumption, but also lower resolution than 613



Summary

- Two ADC prototypes in 65nm CMOS technology designed and tested:
 - MIM-based, 613 split DAC:
 - Good resolution (ENOBIf ≈ 9.3 up to 60 MSps, ENOBIf ≈ 8.9 at 90 MSps)
 - Power consumption around 80% of 130nm technology
 - Modified version (not shown here) used in IpGBT in monitoring circuitry
 - MOM-based, 712 split DAC:
 - Smaller than MIM-based (70% area), similar resolution but slower
- ADC-based TDC designed, simulated and fabricated.
 Post-layout simulation results shows resolution < 12ps in range up to 4ns with good linearity

Due to unexpected delays in test setup preparation measurement results not ready yet

Thank you for the attention



Backup slides



ADC dynamic metrics: DFT of the samples of the pure sine input signal



Introduction to ADCs/DACs: Metrics, Topologies, Trade Space, and Applications, Boris Murmann https://github.com/bmurmann/ADC-survey/blob/main/pdf/ISSCC2022-Short%20Course-Murmann.pdf



SAR ADC – bootstrapped switch



To minimize distortions during sampling, a bootstrap switches implemented.

General idea: keep V_{gs} equal to power supply voltage, regardless the V_s (input) voltage.



M. Dessouky and A. Kaiser, "Input switch configuration for rail-to-rail operation of switched opamp circuits," Electronics Letters, vol. 35, no. 1, pp. 8–10, 1999



Dynamic comparator

- Comparison performed on rising edge of "active" signal
- Reset ("active" low level) needed before next comparison

Pros and cons:

- + No direct path current
- + Low power consumption
- Dead time needed for reset
- Response time depends on input voltage difference



H.J. Jeon, Y-B. Kim, M. Choi "Offset voltage analysis of dynamic latched comparator", IEEE 54th Int. Midwest Symp. On Circuits and Systems, 2011

SAR ADC switching schemes



With CMOS technology scaling digital power consumption is decreasing rapidly, so minimizing analog power (DAC, comparator) is of main interest. Huge progress has been obtained in the last ~10 years in optimizing capacitive DAC

configurations and their switching schemes



- Conventional 100%
- Energy saving 44%
- Switchback (SBA) 18%
- Monotonic 18%
- Improved SBA 13%
- Merge Capacitor
 Switching (MCS) 7%
- (...)
- Tri-level switching 3.1%
- Vcm-based 2.3%

Jakub Moron, Low power, high accuracy ADCs and TDCs





- 130nm 613 excellent performance up to 55 MSps
- 130nm 514 and 65nm similar, with 65nm being faster (MIM version up to 90 MSps)



- To achieve 10b resolution (SNR = 61.96 dB), jitter of the end of the sampling phase, for 20 MHz input frequency, have to be lower than few ps.
- If the sampling clock provided to the ADC (in reference to the input sine wave) has already higher jitter, it will artificially degrade ADC performance...

Jakub Moron, Low power, high accuracy ADCs and TDCs



We have also made "low power" version of control logic in 65nm, but the performance is not the best – ENOB similar to the "regular" version, but sampling rate limit as in 130nm





- 1. Measure static metrics, scanning delay for each group (4 groups x 8 settings = 32 meas.)
- 2. Get minimal and maximal value of the DNL and calculate static ENOB
- 3. Choose smallest delay providing similar performance to the longest one

AGH



No effect up to 200 Mrad. Resolution degradation above (high dose intensity), recovered after annealing even above 500 Mrad

Jakub Moron, Low power, high accuracy ADCs and TDCs