# Precision timing ASIC (ETROC) development for CMS Endcap Timing Layer

Ted Liu (Fermilab)

June 12, 2023, FEE-2023 (Torino, Italy)



# ETL precision timing *challenges*



- Low Gain Avalanche Detectors (LGADs)
  - **Basic unit:** 
    - 2x2 cm<sup>2</sup> LGAD bump-bonded to ETROC ASIC • mounted on two sides of cooling plates
  - Two layers/disks per endcap (~2 hits per track)
  - $1.6 < |\eta| < 3.0$ , surface ~14 m<sup>2</sup>; ~9 M channels
  - Nominal fluence: **1.7x10<sup>15</sup> n**<sub>ea</sub>/cm<sup>2</sup> (@ 3000 fb<sup>-1</sup>)
- LGAD gain modest: 10-30
  - LGAD Landau contribution: ~ 30ps
  - Front-end contribution should be kept < 40ps
  - < 50ps per hit, or 35ps per track (with 2 hits)
- Extract precision timing from

Small LGAD signal (typical 10-20 fC)

With low power: < 4mW/channel on average 

## **Challenges:**

*Low power and fast/precision timing,* Precision clock distribution, Minimizing readout digital activities

# **Design considerations for precision timing detector**

- System power and cooling constraint and how it influences ASIC design
- Design methodology to optimize front-end from system point of view
- Single layer detector vs multi-layer (ETL design: 1 layer  $\rightarrow$  2 layer)
- TDC design choice: very low power required  $\rightarrow$  new design
- Precision clock distribution considerations: from system to detector, to chip, to pixel and to each TDC delay unit (using H-tree approach)
- Design to enhance physics reach:
  - such as detection/trigger for long live particles, with wide TDC window
- Design for testability, monitoring and calibration considerations:
  - Internal pattern generator within each pixel
  - Internal automatic threshold calibration within each pixel
  - waveform sampler
  - FPGA emulator
- •

Proper System Design is the Key to the success of any challenging ASIC project

A good design is a compromise between system design and ASIC design

**Our approach:** "ASIC == A System design Including a Chip"



# ETROC prototyping history (R&D phase before ETROC2)



With help from ETROC God Parent Committee, *CERN ASIC Support & CHIPS for ETROC2*, Torino/UCSC groups (sensor), and Barcelona group (bump bonding)

# **ETROC** Overall Status

- ETROC0 (single channel, preamp + discriminator)
  - Charge injection/Cosmic/Laser done
  - TID test to 100Mrads done
  - Beam testing: ~30ps achieved in beam.
- ETROC1 (4x4), preamp + discriminator + new TDC
  - New TDC extensively tested: excellent performance and low power (<~6ps resolution)
  - Bare ETROC1 charge injection testing: excellent performance (~10ps resolution with charge injection)
  - ETROC1 and 5x5 LGAD sensor bump-bonded
    - Encountered noise related to 40MHz memory activity after bump bonding with sensor
      - Noise source identified and understood, addressed in ETROC2 design
    - Beam testing: results from beam telescope with LGAD at higher gain
      - Obtained down to ~ 40ps per hit at system level in beam in 2021
      - Second round of beam testing in 2022, results consistent
  - ETROC1 TID testing (not done, delayed due to COVID)
- Towards ETROC2 (16x16): full size and full functionalities
  - ETROC PLL mini-ASIC (with lpGBT PLL core): test results very good, including SEU
  - Waveform Sampler prototypes and I2C test chip work well.
  - ETROC2 emulator (for pixel and global readout) works well
- ETROC2 design submitted in Oct 2022, testing started April 2023
- ETROC3: intended as final version, submission in 2024

Due to limited time, this talk will only have few highlights

### **ETROC1:** 4x4 pixel array under H-tree clock distribution



#### The 4x4 H-tree is designed in such a way to be able to scale up to 16x16 (for ETROC2)

# ETROC1 TDC Design

For TDC details: see TDC paper https://ieeexplore.ieee.org/document/9446843

- TDC requirements
  - TOA bin < ~30ps, TOT bin < ~100ps (achieved: 18 ps TOA bin, 36ps TOT bin)</li>
  - Lower power highly desirable
    - ETROC TDC design goal: < 0.2mW per pixel (achieved 0.1mW)
- ETROC TDC design optimized for low power
  - A simple delay line without the need for DLL's to control individual delay cells, with a cyclic structure to reduce the number of delay cells, to measure TOA & TOT at the same time
- In-situ delay cell self-calibration technique
  - For each hit, will use two consecutive rising clock edges to record two time stamps, with a time difference of the known 320 MHz clock period: 3.125ns
    - TOA bin size = 3.125ns / CAL\_code
    - CAL\_code is the difference between the two time stamps
  - Important to reach the required precision using a tapped delay line with uncontrolled delay cells (thus lower power)

For calibration details, see talk by Jinyuan Wu at TWEPP 2022: "TDC with Uncontrolled Delay Lines: Calibration Approaches and Precision Improvement Methods", https://indico.cern.ch/event/1127562/contributions/4904530/

# ETROC TDC



hitFlag: discriminator is fired or not

bin= T3/Cal\_code
 TOA=12.5 - bin\*TOA code





A Low-Power Time-to-Digital Converter for the CMS Endcap Timing Layer (ETL) Upgrade

https://ieeexplore.ieee.org/document/9446843



# Bare ETROC1 performance



## Bare ETROC1 works very well, matches with simulation and ETROC0







#### Charge injection $\rightarrow$ preamp $\rightarrow$ discriminator $\rightarrow$ TDC $\rightarrow$ readout

![](_page_11_Figure_0.jpeg)

- **Q=20 fC**
- HV=-170 V

The 40MHz noise source was identified: the clocking activity in the circular buffer memory operation. The circular buffer memory in ETROC1 was for testing purpose only, not optimized for low power (ETROC2 circular buffer is x10 lower power, with clock gating, more on this later)

#### For ETROC1 Beam test, used high enough threshold (~8fC) to avoid this noise

![](_page_12_Picture_0.jpeg)

Precision timing full chain signal processing: preamp  $\rightarrow$  discriminator  $\rightarrow$  TDC (TOA/TOT) $\rightarrow$  output with external and internal precision clock distributions

# **ETROC1 Beam Telescope** @ FTBF (Fermilab)

![](_page_13_Figure_1.jpeg)

## 2021 vs 2022 Test Beam test results

![](_page_14_Figure_1.jpeg)

# Main lesson learned from ETROC1 for ETROC2

- Main lesson learned from ETROC1
  - 40MHz clocking activity of memory causes noise through coupling with sensor
    - Bare ETROC1 (without senor) does not have this issue
    - With higher threshold (to avoid the noise), and proper TOA/TOT windows, good time resolution has been obtained from test beam data for the 4x4 array pixels (~40 ps per hit).
- ETROC2 design to address the noise issue: *minimize it at its source (circular buffer memory operation)* 
  - Memory clock (and address line) gated based on hit, only on for valid TDC hit
    - ETROC2 pixel readout is optimized to be x10 lower than that of ETROC1 power consumption
  - Some clocks are offset to avoid "marching in sync"
  - Shielding layer at the top of ETROC2 (from sensor)
  - Separated 40MHz clock for readout (vs TDC clock) with adjustable phase
  - ...

Bottom line: ETROC2 front-end and TDC are the same as in ETROC1 ETROC2 16x16 clock H-tree is scaled up from ETROC1 4x4 H-tree ETROC2 has brand new readout design optimized to minimize the 40MHz noise

 $\rightarrow$  ETROC2 pixel digital power is 10 times lower than that of ETROC1

### ETROC2 design: most building blocks have been silicon proven

![](_page_16_Figure_1.jpeg)

All critical analog building blocks have been silicon proven in testing chips, and the digital building blocks have been emulated in FPGA and tested with the downstream readout board with backend.

# The overall ETROC readout

![](_page_17_Figure_1.jpeg)

The ETROC2 emulator will emulate the entire ETROC2 digital processing chain. Details see talk at TWEPP 2022, "An FPGA-based readout chip emulator for the CMS ETL detector upgrade" by Tiankuan Liu/Jinyuan Wu. https://indico.cern.ch/event/1127562/contributions/4904781/

## ETROC2 digital readout: pixel and global

![](_page_18_Figure_1.jpeg)

![](_page_19_Figure_0.jpeg)

p 20

# ETROC2 testing started on April 21, 2023

![](_page_20_Picture_1.jpeg)

![](_page_21_Figure_0.jpeg)

![](_page_21_Figure_1.jpeg)

The random (rms) jitter < 2 ps

ETROC2 output Tx: 320Mbps and 640Mbps modes all looking good, eyes wide open

# • Jitter of 40 MHz TDC clock from PLL

## Preliminary ETROC2 Pixel S-curve scan study

![](_page_22_Figure_1.jpeg)

![](_page_23_Figure_0.jpeg)

# ETROC2 data output frame

- Composes of a header, variable hit words, and a trailer.
- When there is no L1A, a filler is sent.
- Each header, data words, trailer, or filler has 40 bits.

![](_page_24_Figure_4.jpeg)

## Preliminary ETROC2 single pixel charge injection, with TOA mean and Std

![](_page_25_Figure_1.jpeg)

## Preliminary ETROC2 single pixel charge injection, with CAL mean and Std

CAL is the difference in TDC code between two consecutive clock ticks (3.125ns)

![](_page_26_Figure_2.jpeg)

#### Just started last week: Torture testing with charge injection for cluster of pixels

# ETROC2 key features: from testing point of view

#### Initial testing done, chip is functional well, torture testing next To be tested soon

- Self-test pattern generator
  - Can be used to test the digital data flow and link interfaces. Users can dial the occupancy of pixels and change patterns
    - This feature has been used extensively to simulate and verify the readout design of ETROC2, at RTL level and post layout stage
    - First thing user can test with ETROC2 emulator, the same test can then be done for bare ETROC2 and bump bonded ETROC2
    - At chip level (as build in self-testing capability), board level, and system level (with DAQ backend)
- Testing with charge injection
  - Test the full path from charge injection to preamp to discriminator to TDC to circular buffer to event buffer to global digital readout
  - Discriminator threshold scan and jitter measurements (bare ETROC2 first, then bump bonded ETROC2)
  - User can define the window for TOA, TOT and CAL to filter/suppress hits before readout
  - User adjustable TOA measurement window (up to 12.5ns, 11.4ns effective)
  - Each pixel can be enabled or disabled for DAQ readout
  - The relative phases adjustable between the TDC clock, pixel readout clock and global readout clock
- ETROC2 testing with LGAD sensor, laser, source and then beam
  - Full path timing performance study including LGAD
- Auto-threshold scan within pixel
  - This new feature will be studied first by dedicated ETROC2 chip level testing
- Trigger path
  - Can be used for monitoring purpose initially, a coarse map of user defined hits continuously sent out every BC
  - Can be used for self triggering for beam test if so desired, user can define the window for TOA, TOT and CAL for triggered hit
  - Use flashing bits in empty BCID (beam gap), defined via I2C. Can be used as cross check and monitoring purpose.
- Waveform Sampler
  - Able to record waveform of one pixel up to 16 bunch crossing (400 ns), start and stop controlled via fast command, readout via I2C
  - power-down when not used, intend to use for monitoring purpose during detector operation
- Power consumption estimate is ~1W per chip, being confirmed with ETROC2 chips

![](_page_27_Picture_28.jpeg)

![](_page_27_Picture_29.jpeg)

p 28

![](_page_27_Figure_31.jpeg)

https://iopscience.iop.org/article/10.1088/1748-0221/16/09/T09006

# Getting ready to test with 2x2 sensor

![](_page_28_Picture_1.jpeg)

2x2 LGAD wire bonded to ETROC2 last week

# **Preparation for ETROC2** wafer probe testing

![](_page_29_Picture_1.jpeg)

New 12" wafer probe station installed and calibrated on May 9<sup>th</sup>, ETROC2 probe card and wafer installed on May 11, initial testing works

![](_page_29_Picture_3.jpeg)

![](_page_29_Picture_4.jpeg)

### Fermilab IERC clean room

6/12/23

30

## From ETROC1 Beam Telescope to ETROC2 Beam Telescope

![](_page_30_Picture_1.jpeg)

## The telescope is being commissioned with FNAL beam

![](_page_30_Figure_3.jpeg)

ETROC2 test board is designed to be fully compatible with the ETROC1 beam telescope

Ted Liu, ETROC ASIC for CMS ETL upgrade. FEE 2023

# ETROC status summary

- ETROC2 is the first full size full functionality prototype design
  - Designed as if it were the final version, from functionality point of view
  - Steady progress in testing bare ETROC2 chips
    - charge injection for the full chain is working
      - Initial results looking good, similar as ETROC1
      - Extensive study of the performance on going (with torture tests)
      - Prepare for TID and SEU testing
      - Wafer probe testing
  - Testing ETROC2 with sensor
    - Preparation for ETROC2 bump bonding with 16x16 sensor
    - ETROC2 has been wire bonded with 2x2 sensor, *initial testing starts this week*
    - ETROC2 board being integrated in ETROC1 beam telescope
    - Beam testing
  - A busy year ahead ... tons of work yet to be done. So far, no show stopper encountered.

# ETROC3

- The same functionalities as ETROC2, with improvements based on what will be learned from extensive ETROC2 testing
- Submission scheduled for 2024

## For technical details, please see ETROC papers and recent talks.

1984

### Characterization of the CMS Endcap Timing Layer readout

#### chip prototype with charge injection

https://iopscience.iop.org/article/10.1088/1748-0221/16/06/P06038

The Analog Front-end for the LGAD Based Precision Timing Application in CMS ETL

https://arxiv.org/abs/2012.14526

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 68, NO. 8, AUGUST 2021

A Low-Power Time-to-Digital Converter for the CMS Endcap Timing Layer (ETL) Upgrade

https://ieeexplore.ieee.org/document/9446843

### In-pixel automatic threshold calibration for the CMS Endcap Timing Layer readout chip

https://iopscience.iop.org/article/10.1088/1748-0221/16/09/T09006

FERMILAB-CONF-20-549-E

### A New Scheme of Redundant Timing Crosschecking for Frontend Systems

https://ieeexplore.ieee.org/document/9447027

### A 2.56 GS/s 12-bit 8x-Interleaved ADC with 156.6 dB FoM<sub>s</sub> in 65 nm CMOS

## 2022 TWEPP talks related to ETROC:

#### From ETROC1 to ETROC2:

https://indico.cern.ch/event/1127562/contributions/4904521/ (TWEPP 2022, Tuesday)

#### ETROC Emulator:

https://indico.cern.ch/event/1127562/contributions/4904781/ (TWEPP 2022, Wed)

#### ETROC Waveform Sampler:

https://indico.cern.ch/event/1127562/contributions/4904540/ (TWEPP 2022, Thursday)

TDC with Uncontrolled Delay lines: calibration approach and method

https://indico.cern.ch/event/1127562/contributions/4904530/ (TWEPP 2022, Thursday)

IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Volume: 30, Issue: 2, Feb. 2022) Page(s): 123 – 133

# **ETROC power consumption estimate with measurements**

	Final ETROC0/1	design simu	lation results		·	Ŭ
	Circuit component	Power per c	hannel [mW]	Power per	ASIC [mW]	
	Preamplifier (low-setting)	0.67	0.76 0.74	171.5	189.4 (prear	np low power)
Table 🔶	Preamplifier (high-setting)	1.25	1.31 1.27	320	325.1 (389.1	, the highest power)
from TDR	Discriminator	0.71	0.87 0.84	181.8	215.0	
	TDC	0.2	0.07 0.1	51.2	25.6	
	SRAM (→ memory)	0.35	0.25 (sim)	89.6	64.0	
	Supporting circuitry	0.2	0.2 (reserve	51.2	51.2	
	Global circuitry			200>	234.5	
•	<ul> <li>Measurements agree with simulation of ETROCO and 1 design</li> <li>TT corner numbers shown, mostly agree reasonably well</li> <li>But should assume up to 20% variation with real production</li> <li>Note: preamp highest setting (4<sup>th</sup> gear) power is 1.52mW (measured), the high-setting above is the 3<sup>rd</sup> gear.</li> <li>The new 0.25mW SRAM is based on estimate by expert (ETROC2 will not use SRAM, power is expected to be lower)</li> <li>The "supporting circuitry": reserved for circuitry hard to be separated clearly</li> <li>The "global circuitry" (a guess back then for TDR, with large uncertainty)</li> <li>A lot is known now about global circuitry blocks (simulation and test chips)</li> <li>PLL: 60mW; Phase shifter: 2 mW; Clock distribution: 25mW;</li> <li>Tx: 16mW; Rx 1mW. Fast command decoder: 2mW</li> <li>Voltage reference generator: 0.5mW.</li> <li>Readout: 100mW; other misc: 20mW</li> <li>When fully enabled (for a short period, sub ms or micro-second): 141mW</li> <li>This means momentarily, the ETROC nower could reach 1100mW when WS is enabled</li> </ul>					

### To be compared with ETROC2 measurements soon

ETROCO/ETROC1 testing results