#### The XII Front-End Electronics Workshop, Torino 12-16 June 2023



The TimeSPOT pixel front-end IC in 28-nm CMOS

> Adriano Lai INFN Cagliari







### Requirements (and challenges) for 4D-Tracking

- . Space Resolution  $\sigma_s \approx 10 \,\mu m \,(\rightarrow \text{ pixel pitch} \approx 40-60 \,\mu m)$
- Time Resolution  $\sigma_t \leq 50 \text{ ps}$  on the full chain ( $\sigma_t = \sigma_{sensor} \bigoplus \sigma_{FE} \bigoplus \sigma_{TDC}$ ). Safety margin:  $\approx 30-40 \text{ ps}$  before irradiation (?)
- 3. Radiation hardness to high fluences (for sensors) and high doses (for electronics). Fluences  $\Phi = 10^{16} \div 10^{17}$  1 MeV  $n_{eq}/cm^2$  and Doses > 1 ÷ 2 Grad
- The material budget per layer must be kept below 1 ÷ 0.5 % radiation length
- 5. A detection efficiency of  $\varepsilon > 99\%$  per layer is tipically required (high fill factor)
- 6. Huge data bandwidth > 100 Gbps per ASIC

Design in CMOS 28nm appears as a mandatory path, due to its superior integration capabilities and radiation resistance (≥ 1 Grad). **BUT we have serious technology/operational limitations, especially against timing performance:** 

- a. High time resolution @ limited power budget  $\thickapprox$  10  $\mu W/pixel$
- b. Limited headroom for supply (0.9 V)
- c. Limited intrinsic MOST  $g_m$  (with respect to SiGe Bipolar, for example)
- d. Significative IR drop (issues in global design aspects)



source:

Considerations for the VELO detector at the LHCb upgrade II – CERN-LHCb-2022-001

Requirement	scenario ${\cal S}_A$	scenario ${\cal S}_B$
Pixel pitch [µm]	$\leq 55$	$\leq 42$
Lifetime fluence $[1 \times 10^{16} 1 \text{ MeV } n_{eq}/\text{cm}^2]$	> 6	> 1
TID lifetime [MGy]	> 28	> 5
Sensor Timestamp per hit [ps]	$\leq 35$	$\leq 35$
ASIC Timestamp per hit [ps]	$\leq 35$	$\leq 35$
Hit Efficiency [%]	$\geq 99$	$\geq 99$
Power per pixel [µW]	$\leq 23$	$\leq 14$
Pixel rate hottest pixel [kHz]	> 350	> 40
Max discharge time [ns]	< 29	< 250
Bandwidth per ASIC of 2 $\text{cm}^2$ [Gb/s]	> 250	> 94
Material budget	$\leq 0.8\% X_0$ per station	
	(all included)	

\*Corresponds to < 50 ps on sensor+electronics



## **TimeSPOT ASIC developments**



Purpose and scope: the **high-intensity-4D** challenge

- I. Explore the capabilities and technical pitfalls of CMOS 28-nm, which has been chosen as the successor of 65 nm for future HEP developments
- 2. Concentrate first on pixel performance by addressing the questions:
  - What can be integrated in a pixel  $\approx$  50x50  $\mu$ m<sup>2</sup>?
  - Referenced to a target  $\sigma_t \approx 30 \text{ ps} (\sigma_{FE} \oplus \sigma_{TDC})$ , what is the minimum power required?
  - What is the maximum sustainable rate/pixel or is it possible to integrate 1 TDC per pixel?
  - What would be the best TDC resolution and its power consumption?
- 3. Design and produce the largest possible chip, compatibly with time and money budget (32x32 pixels was the choice)
- 4. Drop for now the requirement about high data bandwidth, which will surely need specific additional developments (as Silicon Photonics)

2 submissions made:

Timespoto (single test-cells) Timespot1 (complete matrix)



### **Timespot1 ASIC** 28-nm CMOS

- Reduced size (1024 pixels, 6 mm<sup>2</sup>)
- HPC flavour
- Complete set of functionalities for pixel readout
- Slow read-out (demo-test purpose)
- No SEE protection

#### 640 MHz master clock

- Digital row: 16x2 TDC
- + Controls, Conf. registers,  $I^2C I/F$
- Analog row (16x2 AFE)

#### Analog (service) column. Each contains:

- 1 Band-Gap circuit
- $5x \Sigma \Delta$  DACs (producing analog levels used by pixels)
- Programmable bias cell (for power consumption)
- bias replicas with source followers.
  - 4x Read Out Trees
  - → 8x LVDS driver (each @1.28 Gbps)



#### **Timespot1 ASIC** 28-nm CMOS

- Reduced size (1024 pixels, 6 mm<sup>2</sup>) ٠
- **HPC flavour** ٠
- **Complete set of functionalities for** ٠ pixel readout
- Slow read-out (demo-test purpose) ٠
- **No SEE protection** •

#### 640 MHz master clock

- Digital row: 16x2 TDC
- + Controls, Conf. registers, I<sup>2</sup>C I/F
- Analog row (16x2 AFE)

#### Analog (service) column. **Each contains:**

- 1 Band-Gap circuit
- $5x \Sigma \Delta$  DACs (producing analog levels used by pixels)
- Programmable bias cell (for power consumption)
- bias replicas with source followers.
  - 4x Read Out Trees
  - 8x LVDS driver (each @1.28 Gbps)

# 4D-pixel performance

and related electronics

G. M. Cossu and A. Lai, "Front-end Electronics for Timing with pico-seconds precision using Solid State Sensors", JINST, vol. 18, 2023

A.Lai and G. M. Cossu, "High-resolution timing electronics for fast pixel sensors", arXiv2008.09867, 2020

W. Riegler and G. A. Rinella, "Time resolution of silicon pixel sensors," JINST, vol. 12, 2017



Time resolution vs std. dev. of CCT distribution Fraction of rms is ½ for "slow" electronics (CSA)

#### With TimeSPOT sensors, 20-25 ps of resolution are theoretically feasible also with the CSA approach



### **Timespot1: Analog Front End**

#### Inverter core amplifier with double Krummenacher FB



- Charge Sensitive Amplifier (CSA) with DC current compensation (2 Krummenacher filter paths N,P) and constant current discharge
- Leading Edge Discriminator (LED) with Discrete-time Offset-Compensation (OC) for threshold uniformity. OC procedure: 250 ns every ≤800 µs
- Cascoded inverter used as core amplifier instead of classical telescopic cascode: almost doubles g<sub>m</sub> and OLG
- Higher g<sub>m</sub>: higher slew rate, less capacitance sensitivity of time jitter







**Expected from post-layout simulations:** 

50x15 µm<sup>2</sup>

15-20 ps jitter (CSA + LED) 12 μW – programmable from 2.3 μW to 32 μW (Individual channels can be powered off)

#### **Timespot1 ASIC: transistor level Analog Front End**







50x15 µm<sup>2</sup>



June 2023

XII FEE Workshop – Torino, 12/16

Lai

Ŕ

28nm TimeSPOT ASIC

#### Timespot1: TDC

Fully digital design, standard-cell based, Vernier scheme



To maximize sustainable rate, 1 **TDC per pixel channel** has been integrated

Max input rate = 3 MHz 23 bits output word (ToA + ToT) ToT resolution ≈ 1 ns



**DCO scheme** 



# High resolution, "low" consumption TDC based on 2 DCOs and a Vernier architecture





The TDC gives the phase of the signal wrt the 40MHz BX clock 4 levels of Vernier precision ( $\Delta f$ in DCOs) can be programmed. Typical LSB from simulations = 12 ps



**<sup>50</sup>x32 μm<sup>2</sup>** 



XII FEE Workshop – Torino, 12/16 June 2023

Т

A. Lai

28nm TimeSPOT ASIC

### Timespot1: TDC (2)

#### Circuit operations and criticalities













• TDC requirements:

Time of Arrival (TA): 30ps rms overall Less than 15ps each controbution (Det. – AFE – TDC) TDC LSB < 50ps Time Over Threshold: LSB around 1ns or less

- Max TOT < 200ns
- Vernier Architecture DCOs Frequency: ~ 1GHz
- DCO's is switched off after measurements
- The resolution does not depend on the periods but on their difference  $\Delta f$
- Max conversion time depends on DCO Periods: Larger periods mean larger conversion time

### The final TDC resolution depends on the jitters of the 40 MHz clock and of the DCO



#### Timespot1 on 3D-trench silicon matrix

# (not)hybridized devices same test PCB

![](_page_10_Picture_2.jpeg)

The test-bench PCB (named TSPOT1) operates also as a tracking station in the demonstrator (test beam at SPS)

![](_page_10_Picture_4.jpeg)

![](_page_10_Picture_5.jpeg)

#### Timespot1 on 3D-column diamond matrix

![](_page_10_Picture_7.jpeg)

![](_page_10_Picture_8.jpeg)

### **Pixel characterization**

Time resolution (no sensor)

- The **TDC** has a typical  $\sigma_t \approx 20 \text{ ps}$ , with a dispersion around 5 ps. No improvements are visible when increasing the Vernier precision (DCO jitter limit?)
- The AFE  $\sigma_t$  is intrinsically better than 20 ps but an identified bug in the Offset Compensation of the LED spoils  $\sigma_t$  in most of the channels (see next slide).
- In general, issues which are extrinsic to circuit design limit the very good resolution at the pixel level (clock distribution, OC bug). The pixel circuit design appears adequate to system requirements.
- Keeping uniformity under control across the ASIC area is particularly critical for timing performance in this technology

![](_page_11_Figure_7.jpeg)

@ 12  $\mu W$  on AFE

# **Pixel: the Analog Front End**

inadequate Offset Compensation

![](_page_12_Figure_2.jpeg)

- When  $V_{bl}$  is set at low values, in most of the channels, the OC circuit fails to charge the memory capacitance  $C_{OC}$ .
  - The discriminator is forced to work at high voltages, where it is band-limited
  - The timing performance is heavily degraded

# **Hybridized devices**

time resolution (2 fC pulses) – 2

![](_page_13_Figure_2.jpeg)

Consistent behaviour with worsening of timing performance (C<sub>in</sub>)

### **A remedy**

to the inadequate Offset Compensation

![](_page_14_Figure_2.jpeg)

- Add a reset to force C<sub>AC</sub> discharge
- Make the threshold setting switches CMOS (they were changed to PMOS for increasing ad-hardness)
- Use larger transistors to limit the post irradiation off-current.
- More radically: switch to settable individual thresholds (DACs)

#### **TEST beam @SPS, May 2023** A tracker demonstrator (5 stations)

#### **Beam aperture**

![](_page_15_Picture_3.jpeg)

![](_page_15_Picture_4.jpeg)

#### Preliminary results from the TimeSPOT telescope tests

![](_page_16_Figure_1.jpeg)

track hits from the 5 stations

- 1. First ever tracks with a 28-nm based system were acquired and reconstructed.
- The space-tracking was satisfactory. Tracking efficiency was as expected (≈ 80% of geometrical efficiency, see L. Anderlini's talk @FAST May 2023, Recent results on 3D diamond pixel detectors for 4D-tracking)
- 3. Several aspects related to **system operation** have been explored and **better understood**. They give extremely **useful suggestions** for the next ASIC developments
- 4. The tests have been dominated by system issues:
  - The silicon hybrids were not biased properly, due to high leakage current in the sensor matrix, probably due to un-bonded pixels
  - The ASIC matrix was not fully operated, as this caused instabilities in DAQ. Only 1/4 of the matrix was switched on
  - A circuit metastability bug on the TDCs was identified, causing them to stuck often (need of global reset to restart)
- 5. First-sight results on timing performance appear much poorer than expected (≈ 200 ps). Detailed analysis is in progress.

#### Lessons learned, conclusions and perspectives

- The **TimeSPOT ASIC** has been only a **first step** on the hard climb of high intensity 4D-tracking. Many things have been understood and many issues are still to be solved
- At the pixel level, we found **good circuit solutions** both for AFE and TDC, which will be basically confirmed (with some improvements) in the next version of the ASIC. A few bugs were identified and already corrected at the design level.
- In the next design we will tendentially **simplify** front-end circuits as much as possible (our «zen principle»). Complexity is a nest for bugs. A single high-resolution circuit is a radically different task than a **high resolution system made of million of channels working together**.
- A high-intensity complex test @SPS was important to further **stress the devices** and reveal specific issues to care about
- Internal and external timing and in general global routing (both power and clock) was not completely under control in the Timespot1. These are extremely delicate aspects which will considerably worsen on larger size devices. Verification techniques are decisive for the success of such designs and mandatory on nominal-size ASICs.
- A new ASIC is in preparation, where the architecture will be drastically changed, and the **global organization «localized»** by means of vertical interconnections **(TSV)**, **but this is matter for a different talk.**

	LEMINERY	
A-E-FI HITEEFA		1 Classific Activity
- Average and a set of a set		

![](_page_17_Picture_8.jpeg)