

# RD53 Pixel Readout Chips in 65 nm CMOS for ATLAS and CMS Phase2 upgrades

### Luca Pacher

on behalf of the RD53 Collaboration

XII Front-End Electronics Workshop

Torino - Jun 12, 2023

# Outline

- The RD53 collaboration
- ASICs developments
- Review of design requirements
- Selected implementation details
- Verification strategy
- Summary and outlook

# The RD53 collaboration on 65 nm CMOS technology

### Initial mandate

- ioint effort between ATLAS and CMS established back in 2013 to develop new pixel readout chips for HL-LHC pixel detectors upgrades
- 24 partecipating institutes (Europe + USA) \_
- characterization of chosen 65 nm CMOS technology in radiation environment
- design of a rad-hard IP library (analog front-ends, A/D and D/A converters, CDR/PLL, high-speed serializers, RX/TX. ShuntLDO)
- design and characterization of **half-size nixel chip** demonstrator with design variations (RD53A)

### In 2018 the LHCC extended the collaboration for 3 years

- design of full-size pre-production (RD53B) and production (RD53C) pixel chips for ATLAS and CMS experiments
- ATLAS and CMS chips are two "instances" of a common ASIC design infrastructure with different size for mechanical integration and Analog Front-Ends according to specific requirements by the experiments
- request to LHCC to further extend the collaboration by 3 years to ensure necessary support for testing and to experiments

#### **RD53C** organization

Collaboration board chair Lino Demaria, Torino

Monitoring:

Interface to experiments: Co-spokespersons Jorgen Christiansen, CERN (CMS) Maurice Garcia-Sciveres, LBNL (ATLAS)

Experiment observers Duccio Abbaneo, CERN (CMS) Kevin Finsweiler, LBNI (ATLAS)

#### RD53 design framework: Flavio Loddo, Bari, Tomasz Hemperek, Bonn Eloomlan/integration Digital: Serial Powering:

Flavio Loddo, Bari Michael Karagounis, Dortmund RTI Design flow P&R Timing: Alvaro Pradas, ITAINNOVA Tomasz Hemperek, Bonn; Roberto Beccherle, Pisa Analog front-ends: CMS: Luigi Galoni, Bergamo/Pavia; Luca Pacher, Torino IPs: Support and possible updates ATLAS: Amanda Krieger, LBNL, Simulation & Verification Current DAC: Bari Aikaterini Panadonoulou, LBNI Java John, Oxford: Voltage DAC: Prague Bandgans: Bergamo Stefano Esposito, CERN Attia Rehman, Bergen ADC. mux. temp: CPPM Design for testability: PLL & serializer: Bonn Mohsine Menouni CPPM: Giuseppe De Robertis, Bari Diff IO: Bergamo/Pavia SEU/SET Power on reset: Seville IO PAD frame Ring oscillator: LAL Rafael Girona, Seville Hans Krueger, Bonn Analog buffer: RAL Woiciech Bialas, CERN Fernando Munoz Chavero, Seville

### Testing

Organization: ATLAS: Timon Heim, LBNL, CMS: Stella Orfanelli, CERN Many RD53 and ATLAS/CMS groups: LBNL Bonn, Oxford, CERN, CPPM LAL Torino, Aragon, ETH, Elorence, Zurich RD53 test systems: YARR (LBNL), BDAQ53(Bonn)



### pacher@to infn it

# **RD53 ASICs development**



# **Design strategy**

### Digital-on-top (DoT) approach:

- common digital-centric design and verification framework referred to as RD53B
- RTL code and digital implementation flows parameterized in terms of "experiment flavour"
- ATLAS and CMS chips are two "instances" of the same common design
- different chip-size for mechanical integration and Analog Front-End (AFE) according to specific requirements of the experiments
- common digital synthesized logic
- unused experiment-specific additional features simply turned off by configuration





Final RD53C-ATLAS (ITkPix\_V2) production chip submitted on Apr 2023 !

pacher@to.infn.it

XII Front-End Electronics Workshop

# Design requirements and chip specifications

Technology	65nm CMOS
Pixel size	50 μm x 50 μm
ATLAS (CMS) pixel rows/columns	384 (336) / 400 (432)
Detector capacitance	< 100 fF (200fF for edge pixels)
Detector leakage	< 10 nA (20nA for edge pixels)
In-time threshold	< 1200 e-
Noise hits	< 10 <sup>-6</sup>
Hit rate	< 3 GHz/cm <sup>2</sup> (75 kHz avg. pixel hit rate)
Trigger rate	$\leq$ 4 MHz (trigger only, without readout)
Trigger latency (LO)	≤ 12.5 μs (programmable)
Readout latency (L1)	≤ 25 μs
Manual readout rate	≤ 1 MHz
Hit loss (in-pixel pile-up + other sources)	≤ 2%
Charge resolution (Time over Threshold)	4 bits ToT (also 6-to-4 dual slope mapping)
Readout data rate	1-4 links @ 1.28Gbits/s = max 5.12 Gbits/s
Radiation tolerance	$\geq$ 500 Mrad, 1 10 <sup>16</sup> 1Mev n.eq/cm <sup>2</sup> (at -15°C)
SEU	< 0.05 /hr/chip at 1.5GHz/cm <sup>2</sup> particle flux
Power consumption at max hit/trigger rate	< 1W/cm <sup>2</sup>
Temperature range	-40°C ÷ 40°C

pacher@to.infn.it

### Collaborative design across different institutes

### ClioSoft repository

- analog-centric repository
- all NDA-protected items (libraries, models, DRC/LVS rules etc.)
- analog and mixed/signals IP blocks
- top-level hard-macros
- additional analog-driven place-and-route input data (analog pre-routes and main power-grid, DNW enclosures etc.)
- central repository hosted by CERN IT and managed by CERN/MIC

						Library
Uy.	3.0.344	100-	E1.8y	\$3 Ten #	Change Summary	
+-> 6unar			64741	PROXING DRAY OF	Participation of PART (	1
<ul> <li>- Schubbl Reduces</li> </ul>						
A7135			history	100033-00 28-63-88	Particulation of PARIC	\$1 4 CT BY
* • CRA			hadar	1022114141531417		(h) (m) (f)
· · · · · · · · · · · · · · · · · · ·			hadar	202345554183626	CRIL Brue las.	Dr and Pres
* Arme			benne.	2023/06/10 18:43 18	Ande obsorble for ere	- LEU D'UMP, PAD, UB
Integration 2			1000	202206411 00 20 26	Auto charles for cry	- LEU COSTA ACT DIEL UR
<ul> <li>Reinfagnation, Baubling</li> </ul>						THE STREET AND LODGED
* * * * *		- N	1000	2022064110626.16	Auto charble for cost	- Mar 10538, APE, 04, 08
♣ ■ cei /			44800	292306511862154	Auto checkle for cra	0 10
Goots Invisions						- W ROSSE COLIGANUE
A REAL PROPERTY AND A R		- k	1000	107109-11 09-14-00	And changes for con-	THE REAL OF SHE AND A REAL
B. Statester Tartin Book & Rectance						- PER HIZZE AND
Automatication of the second secon		- K	ALC: NO	1007088-0010-00.00	And a character for car	- LEU RD538. POR. CMD. SEVILLA LIS
<ul> <li>Accessibility of a first second second</li></ul>		- F	ALC: NO	101205-0010-0012	Auto chamble for con-	IN ROUND LINE AND
In house the house of the ho						10,000,000,000
a manual second			and and	10/10/10/10/10/10	Added subschool to Bar	- LLD PD33_ADC12_CPPM
<ul> <li>Report Report Area</li> </ul>		- C	And and a second	0003451-00 HB 38-00	and a contraction of	- LEU RDS3 ANALOS BUFFER RAL
<ul> <li>Encode and addition of the</li> </ul>				00124514028840.00	man if and considered	THE POST ACE DIDD RODULED
a sector fundamental sector				000000011000000	A city of the data first that	100 PD 72 PD 8 AD 0 PD 9 CO
<ul> <li>A second production of the second seco</li></ul>		£.	1000	100000000000000000000000000000000000000	A star changes for our	FD53_CD4C16_DMW_BA
<ul> <li>Anterior of the second s</li></ul>		- C	10000	100000000000000000000000000000000000000	A DE CREDER FOR O'L	- WHITE PERSON AND A PERSON AND
Contraction of the second second			10000	100000000000000000000000000000000000000	Point Checker Port Co.	THE MOST LODGE
<ul> <li>County Capacity of County of Coun</li></ul>			10000	100.00000000000000000000000000000000000	Point Checker Port Of	LED PLUSS_SUCCUS
<ul> <li>Analyze and a second sec</li></ul>				10000011001100	Call Checker For Ch	- LLU RDS3_RING25C_LAL_UB
<ul> <li>Analy, spanness contraction and any contract of the second se second second sec</li></ul>	_	_	_			- HE ROSS SER CM. Barro
P P P P						THE PROPERTY AND ADDRESS.
	1000	- t		PRODUCTS LEVELS	August and a second	Mar 1053,5095,10,80
-91			10000	202200211 06 11:00	Participation Colta	- LLJ RD33, SLV5, TX, BG
<ul> <li>Availab / abautiset incoded</li> </ul>			10000	22/200212 12:06 13	Vali Graden 196 G.L	- LEU ROSS THRRDSONS CREM
<ul> <li>Availab / Spendort / Marcelo</li> </ul>		- t	10000	202300211 063400	Valia Concent tok O.F.	and the second sec
<ul> <li>Bit Column Antis Col</li> </ul>			10000	29230511 063400	Alter checken son off	Pi 🧰 prinzi
- 19 ACD C01			10000	29230611 863400	Alter checker for ch	- LEU RD53C ATLAS CORE LIB
• • • • • • • • • • • • • • • • • • •			10000	29230611 8k 34:00	Alter checker For Cit	- HE PRIME ATLAN LUB
			10000	p903064118634-00	Vitan wiwane, cope	10770,1100,00
						- LLU RDSSC_CMS_CORE_LIB
and the second s	100 B (10. 84					RDS3C CMS LIB
						The sectors of the se
						er Course

### GitLab repository

- digital-centric repository
- code versioning (RTL, constraints, flow scripts)
- UVM-based simulation and verification environment (SVE)
- issues/milestones/wiki + continuous-integration
- true software-like approach to track all design and verification activities
- service hosted by CERN IT

R RD538 ()		G v oter 11 V feet 1	County Partice Partice Participant Lances (1991)				
Project Dt Old Care	project.		Merge reneate-tracking branch 'origin/devel' into CMS, Coverage				
= 6,534 Commits (21 M4 Branches 80,538 development repository	C 24 Tags 12 44.8 08 Project Stanage	Explorine INF anti-CR. (assumption)     EXPLorement Explorement     EXPLorement Explorement					
			D common				
() Lat other non-Anster \$13 cold	to be placed interright-channel for 50em (akip cl)	A 19444 B					
- Las reserves to serve to serve		Proceeding and the part of the second state					
Revel, v R0538 / + v		Ted Tel: Mile CE Ju v Cone v	rpana han inch hard				
B READARE B COCO-configuration	D NN D AM UCONSE D AN CHANGELO	CE AND CONTRIBUTING	pa 1989	and a second sec			
E Add Rubernetes cluster E Corr	Spire Integrations		(i) and a find that (ii)	(i) water water 12			
Marca	1			() was a construction of a second			
Pana	Last comme	Cast option		() was entered and the PC PRE 12			
E3.41	Jump-CE Stellar to CMS chip is CE	19 Apr 2223, 10 23		Construction and support of the			
Con	Connobed some aprilt errors	38 Mar 3023, T128					
Doorskalists	Align also top-land MNNO sines names						
Exter	IOE Validation scripts apoints out, in here	And its read the second		A B A A BRIDE			
Entran	Lat other non-tester \$72 cells to be plac	B + best of the main.		[1] ( Search and ( ) )			
Post	but support for the constitution around	B KAR CHART IN STUDIES & TARE SENSE		present streng with			
log log		O PET TERMONE EET TOTA, SAME AGAIN		united 1 Republic, 4 Ki			
				unional Extension (Control State			
C) sample	July of Diff. More per-carryw-channel	Angles Address Bridde & 250 million Control (1997) 1997 (1997) 19	100000	a for a second strend store at the second stor			
Esin	Changed registers for the CMS version	Parall Analist. Unit in Annual International Parallel Constant for State (1976) in National Agenda		8 8 1 10 1			
DIV .	Driete gitteep	Antonio Antoni		a film			
Erver	manga davat	Andreas companying a new		a Byrthi united Differ (201), 19-41			
• glaticitates	New wepty splatchules for	And another the suggests product which are function of ACC - united Lie (2011) in Dates hands		a Roll			
• alterore	bits of addet plignore	BT dealers () 1.0 - rest of the rest, 0.000, 0.000, 0.000		1 (1/2)			
😝 gitao-cryst	(O) EXCLUDE OPE/CV2/T/N SQLOT (454 0	Research of Femalescenes and the State		0.0			
· generates	Creating foul DR nodel and fault elabora	And Streams Partnered a Solyune and Net		A B For an and the second seco			
- READALING	194p-c14CACMC updates	Annial search (FVB3 propriets (2 Hill scenario) for STEL VICE Andrea Aut		19 (1000 100 100 100			

pacher@to.infn.it

# **Continuous Integration (CI)**

₩	≡ Q Search Git	Lab			۵	~ D	15 II ~ 🗹 🥺 🧐 ~			
R	Image: Pipe Pipe Pipe Pipe Pipe Pipe Pipe Pipe	aline #5234551 triggered 7 Mar 202	3 at 21:03 by 🌘	Luca Pacher			Cancel running			
D'	RD53C/ATI	AS v11.1 tapeout cand	didate del	iverables		₩.	C Search GitLab		•	D6 11 × C.000 (C* (0) ×
13	③ 2 jobs for R	D53C_ATLAS_TAPEOUT_CANDIDATE_v1	1.1 (queued for	2 seconds)		R	Showing last 499.99 KiB of log - <u>Complete Raw</u>	Search job log Q 🔮	1 i	DRC/LVS
43/ (D)	P (latest)					D D	7669 TOTAL ERC RuleCheck Results Generated: 7690 Comparison Summary 7693			Duration: 168 minutes 12 seconds Finished: 7 Mar 2023 at 23:51
0 8 0 4	✤ b68983ab ௹					n 49	7092 Comparison Start Time: 7093 Comparison Finish Time: 7094 LVS Comparison Report:	Tue Mar 07 23:36:57 2023 Tue Mar 07 23:51:27 2023 RD53C.lvs.report		Gueued: 2 seconds Timeout: 3d (from job) (C) Runner: #28321 (my2x2F8q) rd53-ci-
	3 No related merge requests found.					Φ ©	7695 LVS Comparison Status: 7696 # 7697 #	COMMECT.  + +		Tags: (rd53-ci-server%cern.ch)
	Pipeline Needs	Jobs 2 Tests 0				6 0	7698 # # 7699 # # 7788 #			Job artifacts These artifacts are the latest. They will not be deleted (even if expired) until never artifacts are available.
0 0	Status	Job	Stage	Name	Duration	Þ.	<ul> <li>2702 Comparison number (processful job)</li> <li>2702 Uploading artifacts for successful job</li> <li>2703 Uploading artifacts</li> <li>2704 Banting aliferm</li> </ul>	arch-am66d os=linux sid=25685	(0110	Keep Download Browse
	() running	#28014166 ⊘ RD53C_ATLA ∞ b68983ab (rd53-ci-server1.cern.ch)	signoff	Signoff timing	\$ 00:03:14	٥	746512ds version=13.12.0 7705 vork_ci/signoff/BK/x-drc.summary: four 7706 vork_ci/signoff/DKC/x-drc.results: four 7707 vork_ci/signoff/DK/x-arc.results: four	d 1 matching files and directories d 1 matching files and directories d 1 matching files and directories		Commit b68983ab (5) RD53C(ATLAS v11.1 tapeout candidate deliverables
	@ passed	#28014165 Ø RD53C_ATLA    b68983ab	signoff	DRC/LVS	₫ 02:48:12 혐 7 Mar 202		7708 work_ci/signoff/LVS/k.erc.summary: found 7709 work_ci/signoff/LVS/k.lvs.rapart: found 7718 work_ci/signoff/LVS/k.lvs.rapart.act: f0 7711 work_ci/signoff/LVS/k.ivs.rapart.act: f0 7711	d 1 matching files and directories 1 matching files and directories ound 1 matching files and directories 1 matching files and directories		Pipeline #5234551 for     RD33C_ATLAS_TAPEOUT_CANDIDATE_v11.3
		(uuusuuseiveinuelinuel					<ul> <li>7712 Uploading artifacts as "archive" to coor of token-d5705X40</li> <li>7714 Cleasing up file based variables</li> <li>7716 Jab succeeded</li> </ul>	rdinator ok id=20014165 responseStatus=	281 Creat	signoff ~

### HL-LHC pixel ASIC functional overview "in a nutshell"



In short, extremely complex pixel readout ASIC designed to have a minimal I/O interface with the outside world with as fast as possible data links:

- input/output currents for serial powering
- one single 160 Mb/s differential serial input link used for <u>all chip operations</u> (synch/PLL lock and CDR, trigger/configuration commands, etc.)
- up to 4x 1.28 Gb/s CML output links for data readout (hit data + service data) compatible with LpGBT
- no external clock, no external reset (see later)

pacher@to.infn.it

XII Front-End Electronics Workshop

# Logical design hierarchy



### **Pixel array**

- 50  $\mu$ m imes 50  $\mu$ m pixel size, approx. 50% analog and 50% digital
- digital logic synthesized for 8x8 pixels to form a pixel core
- $-\,$  all cores are identical  $\rightarrow$  efficient hierarchical verification and implementation
- one digital readout block for each PixelCoreColumn in the chip periphery



### Chip periphery

- Analog Chip Bottom (ACB): contains all analog and mixed-signal blocks (bias DACs, CDR/PLL, ADC etc.)
- Digital Chip Bottom (DCB): synthesized logic containing communication to/from the chip, readout and global configiration
- Common padframe: complex macro containing all I/O blocks with ESD protection and distributed Shunt-LDOs for serial powering

### pacher@to.infn.it

### XII Front-End Electronics Workshop

# Floorplan and physical design hierarchy





Chip assembling strategy:

- $-\,$  assemble " pixel core" (8x8 pixels)  $\rightarrow$  OA abstract/Liberty/SPEF
- step-and-repeat cores to form a "column of pixel cores" (core-column)  $\rightarrow$  OA abstract/Liberty/SPEF
- chip-periphery/top-level flat (historical choice)
- assemble top-level (synthesized logic + hard-macros + complex padframe macro)

pacher@to.infn.it

XII Front-End Electronics Workshop

# Top-level layout with analog and M/S blocks



1.	ShuLDO-A (master)
2.	ShuLDO-D (master)
3.	160 Mb/s serial input LVDS RX
4.	4x DataMerge (DM) LVDS RX
5.	PLL/CDR/DM
6.	PLL biasing DACs
7.	4x 1.28  Gb/s serializers + CML drivers
8.	monitoring block (V-MUX + I-MUX + 12-bit SAR ADC)
9.	calibration block + CAP measurement circuit
10.	Front-End specific biasing DACs
11.	temp/rad sensor (ShuLDO-A hotspot)
12.	temp/rad sensor (ShuLDO-D hotspot)
13.	temp/rad sensor (middle of the chip periphery)
14.	ring oscillators (monitor STD cell speed RAD degradation)
15.	bottom-array temp sensor
16.	top-array temp sensor
17.	32-bit E-FUSEs block (foundry IP)
18.	4x GPO LVDS TX

### pacher@to.infn.it

### The Moore's law from another perspective...

Some "old" reference numbers from current CMS pixel detector readout chip (**PSI46**) specs...

- CMOS 0.25  $\mu$ m (RHBD)
- 100  $\mu$ m imes 150  $\mu$ m pixel size
- 52  $\times$  80 pixels
- 7.9 mm  $\times$  9.8 mm
- 3 k $e^-$  nominal threshold
- originally full-analog readout at 40 MHz (then moved to "digital" for Phase-I)



# Analog and M/S blocks summary

Block	Description
Analogue front end	The ATLAS chip versions use a differential front end. The CMS chip versions use a linear front end.
Shunt LDO	Enables start-up and serial powering. Constant input current shared between chips, modules on serial chains. 1 LDO for digital power, 1 LDO for analogue power.
Clock & Data Recovery (CDR)/PLL	Recovers a 160MHz clock and command/trigger stream. The PLL generates internal clocks: 160 MHz, 64 MHz, 640 MHz and 1.28 GHz.
Bias circuit	Provides biases to the pixel array. Based on bandgap references.
Calibration circuit	Injects hits into the pixel array, to calibrate its response.
Monitoring block	Digitises analogue quantities using a voltage mux, current mux and 12-bit ADC
Temperature and Radiation sensors	Temperature sensors: polysilicon resistors. Radiation sensors: based on PMOS devices with a linear variation in voltage in the dose range 10 - 1000 Mrad.
LVDS pads/drivers	Pads and drivers for differential inputs/outputs

pacher@to.infn.it

# **Selected implementation details**

### Serial powering

### Both ATLAS and CMS will adopt the innovative serial-powering scheme

- based on complex shunt-LDO regulators inside the chip
- one regulator for each power domain (1× analog + 1× digital)
- constant input current shared among more chips (2-4) on the same module (less cables)
- modules are in serial chains: "recycle" current from one module to another
- in case of chip failure, its current can be absorbed by the other chips of the module
- not sensitive to voltage drops
- on-chip regulated supply voltages, low noise
- radiation hardness (> 500 Mrad) silicon proven in RD53A and next prototypes



threshold (due to excess load current)



V<sub>OUT</sub> tunable by chip configuration





### ITkPixV1.1 measurement at room T, pre-rad



### pacher@to.infn.it

# Serial powering (cont'd)

### Two power domains in the chip

- two ShuntLDOs regulators
- analog (VDDA, GNDA)
- digital (VDDD, GNDD)

### Very complex padframe design !

- ShuntLDOs are located in the padframe and distributed along the full chip width
- 4x blocks with sets of 5 Wire Bonds per power net
- power lines come only from the bottom
- GNDA-GNDD-VSUB connected together off-chip
- carefull design of I/O ESD protection structures, startup bandgap reference, over-current protections etc.
- standalone complex macro used for top-level integration



# Differential analog front-end (ATLAS)



- single-stage charge-sensitive amplifier (CSA)
- continuous-reset integrator with tunable feedback current (global setting)
- dedicated leakage-current compensation circuit
- DC-coupled differential pre-comparator stage
- per-pixel threshold adjustment with local 4+1 bit DAC
- fully-differential comparator



### pacher@to.infn.it

### XII Front-End Electronics Workshop

# Linear analog front-end (CMS)



- single-stage charge-sensitive amplifier (CSA)
- Krummenacher feedback for triangular pulse-shaping and leakage-current compensation
- low-power asynchronous fast comparator for hit discrimination
- 10-bit DAC for global threshold
- per-pixel threshold adjustment with local 5-bit DAC



17 / 27

### pacher@to.infn.it

### Pixel substrate floorplan

Isolation strategy between analog and digital domains adopted in all RD53 pixel chips:

- analog front-end placed into its own "analog" Deep N-Well (DNW) with local ground GNDA
- digital logic placed into independent "digital" DNW with local ground GNDD
- global p-substrate biased by dedicated VSUB bias line
- PMOS devices of the analog pixel facing the digital boundary
- 2x2 pixels mirrored to form an "analog quad"  $\rightarrow$  promoted as "macro" to be used into digital flow







### pacher@to.infn.it

# **Pixel digital architecture**

### Per-pixel digital logic

- selectable synchronous or asynchronous hit-sampling mode (CMS-only feature)
- charge measurement by means of the Time-over-Threshold (ToT) technique
- hits stored as Time-over-Threshold (ToT) values + BX time-stamp
- per-pixel 6-bit ToT counters, then mapped to 4-bits only
- selectable ToT dual-slope 6-to-4 ToT mapping for charge-compression in case of elongated clusters
- selectable ToT clock counting (40 MHz or dual-edge 80 MHz)
- digital injection

### Region-based digital logic

- pixels readout organized into 1  $(r\phi)$  x 4 (z) pixel regions (FEI4-like)
- per-pixel 4x8 ToT memory slots
- timestamp memory shared among 4x pixels in the same pixel-region
- trigger-matching performed at pixel level with programmable 9-bit trigger latency (max. 12.5 µs)
- token-based readout of hits
- hit-OR path + 11-bit Precision ToT (PTOT) counting at 640 MHz in the chip periphery for precise sensors characterization





### pacher@to.infn.it

### XII Front-End Electronics Workshop

### **Data-flow architecture**

#### Command, control and timing

- one single 160 Mb/s differential control link with a custom developed protocol driving up to 15 chips (4-bit addressing + broadcast)
- CDR/PLL recovers Data and Clock (see later)

#### Readout via high-speed CML serial links (1-4 x 1.28 Gb/s)

- token-based readout of hits
- hit data read in parallel for each core-column as soon as a valid trigger is received
- multiple levels of data processing, event building, data buffering and formatting
- service data collection and formatting (e.g. ADC motoring data, configuration readback values)
- Xilinx Aurora 64/66 encoding (on-chip Aurora transmitter)
- building an Aurora frame based data stream to be send to high-speed serializers

### Multi-chip Data-Merging (DM) for low-rate outer layers

- one chip can be configured as "primary" to aggregate serial data coming from one or more "secondary" chips and merge them with its own output
- allows to reduce the number of links to read out data in the outer layers

#### Design For Testability (DFT)

- entire chip-periphery covered by scan-chain (> 99% ATPG coverage)
- industry-standard methodology adopted to speed-up Wafer Level Testing (WLT) for massive production

pacher@to.infn.it

### XII Front-End Electronics Workshop





# **Clock and reset strategy**

#### Clock generation and distribution

- CDR/PLL used to recover 160 MHz clock and command stream from the transitions on the input serial control link
- generated internal clocks: 160 MHz (channel-synch + DataMerge), 64 MHz (Aurora 64b/66b encoding), 640 MHz (PTOT) and 1.28 GHz (serializers + fine-delays)
- 40 MHz master clock generated by simple clock-division into ChannelSynchronizer (160MHz/4), used my most of chip-periphery and into pixel array
- 4 different clock domains overall running into chip-periphery: standard Clock Domain Crossing (CDC) techniques adopted to deal with multiple clocks (also checked with formal tools)
- automatically-inserted clock-gating used to reduce power consumption

#### **Reset scheme**

- NO reset pin (nor Power-On Reset) implemented in the chip to minimize the risk of false resets due to SEEs (therefore NO reset line triplication required)
- synchronous reset adopted everywhere (with the only exception in the per-pixel asynchronous hit-sampling logic)
- Global and Pixel configuration have hardcoded default values selected by a multiplexer at power-up and to switch the muxes to use register values "magic numbers" need to be written into two key registers
- individual blocks have independent reset signals that can be sent using the GlobalPulse command
- an additional fast-command called Clear can be used to fully and only resets the datapath and control state machines inside the chip
- -~ self-reset of the CDR/PLL if no Sync commands are not sent for  $\sim 1~\mu {
  m s}$







### pacher@to.infn.it

# SEU/SET mitigation strategy

SEU protection (chip-periphery)

- approx. 100 Hz expected SEU rate per chip for the innermost layer
- protect vital circuitry and data as far as feasible within space limits (but... cannot protect everything!)
- priorities: protect configuration data, state machines, memory pointers
- semi-custom flow developed by RD53 (no TMRgen flow by CERN)
- TMR automatically inserted during synthesis based on register name (all FlipFlops are triplicated unless marked as \_notmr in RTL)
- placement spacing constraint between FlipFlops then applied during place-and-route
- after TMR, low-enough SEU rate to allow continuos re-programming of global configuration registers and pixel configuration registers

#### SEU protection (pixel level)

- not enough space available to TMR all FlipFlops in the 8x8 pixel core
- TMR performed only on a limited set of per-pixel configuration latches, then rely on continuos reconfiguration
- extensive SEU/SET simulations to validate the design at both RTL and GL

#### SET mitigation

- NO triplication performed for the majority-voting logic!
- SET filtering achieved by means of automatically-inserted extra delays close to clock pins to locally spread the clock between FlipFlops
- design target: 0.4 ns clock-spread in typical corner
- usage of synchronous reset (almost) everywhere

### pacher@to.infn.it

XII Front-End Electronics Workshop

SET filtering

Voter OUT

250 ps

400 ps

CLK 3

CLK 1



# SEU cross-section comparison from heavy-ion testing



# SEU/SET mitigation strategy (cont'd)



 $>15~\mu m$  placement distance guaranteed for all triplicated sequential elements in the design!



pacher@to.infn.it

**Design verification** 

# **Digital verification**

#### Verification standard adopted in RD53 is UVM

- Universal Verification Methodology (IEEE Std. 1800.2-2020)
- industry-like approch, well-supported by tool vendors

### **RD53** verification framework

- use of UVM concepts  $\rightarrow$  implement design-specific UVM Verification Components (UVC)
- Command UVC: send commands according to protocol
- Aurora UVC: receive data, send data for DataMerging
- Hit UVC: send random hits or from distributions
- Reference model: predicts events, receive hits and triggers, read registers mirror
- Scoreboard: receive predictions from the Reference Model, receive data readouts from the DUT

### Metric Driven Verification (MDV)

- simulate until the desired coverage is reached
- verification goal is always 100%
- Code Coverage
- Functional Coverage
- use constrained randomization to test all feasible combinations of configuration and inputs
- randomize sets of tests and learn which set is optimal (fewest runs) to reach coverage goals



#### RD53 verification framework (UVM)

### pacher@to.infn.it

### XII Front-End Electronics Workshop

### **Devices under tests**



### **Mixed-signal verification**

The verification framework is also used to generate digital stimuli (VCD) to drive all the analog and M/S blocks in pure-SPICE simulations:

- create custom digital test (directed test) to stimulate analog and M/S block digital pins
- dump digital waveforms into VCD
- import VCD into analog design environment
- apply analog bias signals
- run full-SPICE or Fast-SPICE simulations as required



### Conclusions

- The readout chips for the ATLAS and CMS HL-LHC pixel detectors are being developed by the RD53 Collaboration on 65 nm CMOS technology since 2013
- Very big collaboration (24 institutions from Europe and USA) lasting for almost 10 years ...
- ... and (extremely) rare example of engineers and physicists of two experiments working together !
- Industry-like collaborative design across different institutes around the world
- The first half-size prototype RD53A has been crucial to initially explore design variations and to understand how to cope with the complexity of implementing such large and complex pixel chips
- Development of a common design and verification framework to implement final chips as two different "instances" of a common design having different sizes and different Analog Front-End
- Full-size pre-production chips RD53B-ATLAS (ITkPixV1) and RD53B-CMS (CROC\_V1) implementing all functionalities requested to operate into real experiments have been submitted though 2020 and 2021
- $-\,$  All measurements up to now indicate that the chip is generally working fine, with some bugs that have been fixed for final submissions
- Verification is crucial in all its different aspects: functional, SEE, analog and M/S, power
- The ATLAS <u>final</u> production chip **ITkPixV2** has been just submitted (wafers expected back from the foundry in few weeks)
- The submission of the final CMS chip is foreseen for end of July

### pacher@to.infn.it

# Thank you for your attention !

