

# Analog IP Blocks in 28nm CMOS for the High Energy Physics Community

**Design Team:** <u>Franco Bandi<sup>1</sup></u>, Omer Can Akgun<sup>3</sup>, Rafael Ballabriga<sup>1</sup>, Michael Campbell<sup>1</sup>, Davide Ceresa<sup>1</sup>, Tobias Hofmann<sup>1</sup>, Jan Kaplon<sup>1</sup>, Stefano Michelis<sup>1</sup>, Markus Piller<sup>1</sup>, Giacomo Ripamonti<sup>1</sup>, Viros Sriskaran<sup>1</sup>, Gianluca Traversi<sup>2</sup>

**Test and Characterization Team:** Giulio Borghello<sup>1</sup>, Francisco Piernas Díaz<sup>1</sup>, Risto Pejašinović<sup>1</sup>

ASICs Technologies & Foundry Services: Marco Andorno<sup>1</sup>, Wojciech Bialas<sup>1</sup>,

Alessandro Caratelli<sup>1</sup>, Kostas Kloukinas<sup>1</sup>

<sup>1</sup> CERN

<sup>2</sup> University of Bergamo/Pavia

<sup>3</sup> Nikhef

Contact: franco.nahuel.bandi@cern.ch



### Why IP blocks in 28nm for HEP Community?

This technology is a strong node and will be available in the long term (as 130 nm and 65 nm).



Intellectual Property (IP) blocks design
Intellectual Property (IP) blocks use

IP block example: DAC, ADC, voltage reference, transmitter, receiver, PLL... \*thanks to CERN ASIC Support Team: A. Caratelli and M. Andorno



IP Blocks in 28nm for HEP 3/ 3

### Challenges

Challenges from the technology:

- Low Vdd reduces voltage headroom for analog design (threshold does not scale down).
- DRC rules are very strict:
  - Only vertical poly is allowed (enclosed layout is not possible).
  - Density rules are tough (diffusion, poly, metals...).
  - Dummy filling is required quite early.
- Lot of corners, high mismatch, layout dependent effects...

Challenges as a part of a community:

- Communication is important: silicon dimension=90 % drawn dimension.
- Shared IP block should be compatible among them:
  - Several transistor flavours and metal stacks.

Challenges from the specifications:

• A TID up to 1 Grad on 10 years lifetime for the future upgrades of LHC.



### Documentation

### Analog IP Blocks

Summary



Thursday, 15st Juny 2023

### Motivation

- Familiarize new designers with the technology (short document with practical information)<sup>1</sup>.
- These documents DO NOT substitute the foundry documentation.
- We propose guidelines to homogenize choices and enable block sharing.

/	markus.piller	0cers
ķ	ERN Irenco.nensel.baseli	Boars Boars
7	marco.andornol	Ocers
	stefano.michelist	<b>O</b> cers
	davide.cereza/	Ocers
	ralasi.balidoriga stefan.bieroigel	0cers
	Designer's Guide and Technology Overview	
м	arkus Piller	
F	anco Nahuel Bandi	
Å	lessandro Caratelli	
S	aroo Antorno rfano Michelia	
D	avide Ceresa	
R	afael Ballabriga	
51	etan Bierengel	
ю	ywords: CND, Designers guide, Front-Ind, Back-Ind, FIEL, MEL, transistor,	
K.	<pre>yvordc CMS, Designers guide, Front-End, Back-End, FEEL, HEL, HEL, transitor, capacitor, resistor, current density, electronigration</pre>	
S	yverde 065,Designers guide, Front-Ind, Indic-Ind, FEE, ISE, trasistor, capacitor, resistor, current density, electronigration in	techno
Se an 14	ywede OBS	techno asis fi o proj
Se Se	yweds. OBE,butgarez galos, Front-Iad, Indvelad, FBE, HEE, trainitor, capatitur, rentiera, caravit family, internanjaptina immary. This document gives the miximum requirements for a galos hubble go courses. In solve with the over techning: Additional requirements or adgetons may be defined within the spend performance document.	techno oris fe o proj
Se an bà	yvades OBEinternet, exceeds, hyver, dat, havedad, Hall, Mill, stratister, expections, assistier, exceense density, sixterinargantina minimum? This decrement gines the environme represents for AMC designs in gines as taskings correctly. The specified requirements are a gales in indiffuse a consense in the overlattic has one taskings. (Additional requirements or a dipeliner may be defined with the specific environment.)	techne asis fr e proj
Station of the second s	vende GML	techns asis fi o proj
Si an la pr	when the the second sec	techno oris fr e proj
5 an 10 pr - C 1 2	needs ddg, begreen pain, merida konkela, HB, HB, trainine, 	techns oris fr o proj
5 1 2 3	nends Marring, Sangaran pains, Pravita A, Barbada, Han, Hai, Ku nutarian, Barbada, Handhan Kan, Mandhan Kan, Kan Kan, Kan,	techn anis f e pro
5 and pr C 1 2 3 4	needs differ	techna asis fe proj
5 Sabr - C 1 2 3 4	nende Stern investion in konstelen Kinn, Hills, Hunsteiner, Sternier,	techno asis fa o proj
Salar P C 1 2 3 4	nends Marris hardragen gang, representation of the second	techn asis f o pro
5 - Salar - C 1 2 3 4	net::::::::::::::::::::::::::::::::::::	technic anis fi e proj
C 1 2 3 4	nen de en la constante de la c	technic anis fi o proj
C C C C C C C C C C C C C C C C C C C	nets Single	techno

<sup>1</sup>The documentation is available (thanks to CERN ASIC Support Team: A. Caratelli and M. Andorno):

- Web page: https://asicsupport.web.cern.ch/
- Forum: https://asicsupport-community.web.cern.ch/



### Designers Guide, Technology Overview, Datasheets...

- We have prepared the document with selected technical information and proposed design guidelines that facilitate collaborative design work.
- It is based on the foundry design manual, personal experience and experimental data.
- Several people have contributed to improve and expand the content of the document.





Documentation

### Analog IP Blocks

Summary



Thursday, 15st Juny 2023

# IP Block Library (Design Finished)

Circuits to share	Notes			
Bandgap voltage reference	Block submitted in January 2022. Develop-			
and temperature monitor	ment lead by <b>G. Traversi (Bergamo/Pavia)</b>			
	collaboration with the INFN Falaphel project			
	with support from CERN engineers.			
Digital to Analog	Core block submitted in January 2022.			
Converter (8-bit)	Development lead by M. Piller.			
SLVS driver and receiver	Block submitted in January 2022. Develop-			
	ment lead by F. Bandi			
Fast Rail to Rail	Completed. To be submitted in Sept. 2023.			
Operational Amplifier	Development lead by J. Kaplon			
Radiation tolerant ESD	Design outsorced to Sofics.			
protections				
CMOS IO pads	Design outsorced to Sofics.			

Design followed guidelines for radiation hardness from the initial technological characterization. Testing ongoing for validating the design.



### Characterization Set-up



Figure: Left, PCB with wire-bonded chip (bottom) and common test system (top). Right, microphotography of the chip. Acknowledgment: Giulio Borghello, Davide Ceresa, Francisco Piernas Díaz, Risto Pejasinovic.



# Bandgap Voltage Reference (by G.Traversi: U. Bergamo-Pavia/INFN Falaphel project) [2]



Parameter	Min	Тур	Max	Unit	
Voltage supply	0.81	0.9	0.99	V	
Output voltage		480		mV	
Current supply		100		μA	
Temperature	-40	25	60	°C	
$\Delta$ Vref max vs Temp		3		mV	
$\Delta$ Vref max vs Vdd $\pm 10\%$		2		mV	
Target PSR (low frequencies)		40		dB	
Active element	lvt in	weak ir	version		-



### 8 Bit DAC (by M. Piller) [3]

The 8 bit digital-to-analog converter is intent to be a IP block for biasing pur-

poses.

- 8 bit digital-to-analog conversion.
- Output voltage before RtR 0 to V<sub>DD</sub>/2.
- INL < 0.5.
- I<sub>LSB</sub> = 50 nA (digitally adjustable)





(a) DAC output voltage results from schematic and post layout (PL) simulations and measurements (M) (b) Calculated INL from Monte Carlo simulations.



#### SLVS Driver and Receiver (by F. Bandi) [4] The design targets mainly on-board chip-to-chip communication in rad-hard applications (1 Grad). Therefore, only thin-gate transistor should be used to ensure higher radiation tolerance [1]. ESD Parameter Min Typ Max Unit 1 08 1.32 IO voltage supply 12 V 0.72 V Core voltage supply 0.9 0.99 Data rate 0 1.28 Gbps °C Temperature -40 80 Area with ESD $180 \times 80$ $\mu m^2$ Metal stack 1-2-3(4 power) metals



# Fast Rail to Rail OPAMP (by J. Kaplon)

					mo.i
Parameter	Min	Тур	Max	Unit	84.0
Open loop Gain	70	75		dB	82.0
GBP (uncompensated)		1.6		GHz	() () ()
Current supply			400	μA	- E 100
PM (unity gain for 0-1nF	66	74		0	74.0
load and $10\Omega$ series					72.0
resistor required)					0.1 0.2 0.3
Settling time $(1\%)^2$			35	ns	- 
Output noise (unity gain)			150	μV	- Figure: P
Offset rms (unity gain)			1.5	mV	a function
Area (amplifier and bias)	44 ×	70 + 44	$4 \times 90$	μm <sup>2</sup>	ance for un
Area (amplifier, bias,	1	40  imes 16	50	μm <sup>2</sup>	uration.
decoupling and compensation) <sup>2</sup>					arationi

Moa Sep 5 15:40:01 2822 1

Figure: Phase margin as a function of load capacitance for unity gain configuration.

<sup>2</sup>Unity gain configuration.



### Slow Rail to Rail OPAMP (by M. Piller)

Parameter	Min	Тур	Max	Unit
Temperature	-40	25	80	°C
Supply voltage	0.81	0.9	0.99	mV
Power		8.4		μW
GBW	130	300		kHz
PM	65		75	0
PSRR	16.5	90(@ 10 Hz)		dB
CMRR		118		dB
Area		186  imes 105		µm <sup>2</sup>



Figure: (a) Phase margin for different load capacitances. (b) Layout.



# IP Block Library (Work In Progress 1/2)

Circuits to share	Notes
$\Sigma\Delta$ ADC for monitoring	To be submitted in Nov. 2023.
(12b incremental/16b free	Development lead by T. Hofmann.
running; Volt/curr mode)	
Digital to Analog Converter	To be submitted in Sept. 2023.
(rail to rail; 8-bit)	Development lead by V. Sriskaran.
Slow Rail to Rail	To be submitted in Sept. 2023.
Operational Amplifier (low power,	Development lead by M. Piller.
e.g. monitoring in unity gain)	Implemented as part of the 8-bit DAC.
ΣΔ DAC	To be submitted in Sept. 2023.
(12-bit)	Development lead by O. C. Akgun.
Digital PLL	Specifications closed, design will start
	Q3 2023. Collaboration with WP6.
Ancillary OPAMPs (small, general	Development lead by M. Piller.
purpose amplifiers)	Implemented as a part of bigger blocks.



# IP Block Library (Work In Progress 2/2)

Circuits to share	Notes
TDC (multichannel; $\sim$ 25 ps	Collaboration with University of Ulm.
time resolution)	Development lead by C. Rudorf.
TID monitoring	To be submitted in Sept. 2023.
	Development lead by G. Borghello.
DCDC converter ( $V_{in,max} = 5V$ ;	In progress. Development lead by S. Michelis
$V_{out} = 0.8-1V; I_{out} = 0.5 A)$	and G. Ripamonti
LDO ( $V_{in,max} = 1.2V$ ;	In progress. Development lead by TU Graz,
V <sub>out</sub> =0.8-0.9V; I <sub>out</sub> =0.2 mA)	supervised by S. Michelis
Shunt LDO (SLDO) for serial	In progress. Development lead by
powering solutions (mainly inner	M. Karagounis (FH Dortmund)
tracker pixels)	



### Documentation

### Analog IP Blocks

Summary



Thursday, 15st Juny 2023

### Summary

- The IP blocks are accompanied by datasheets. A designer's guide and other support documents have been prepared to assist designers.
- Analog IP blocks will have the following view: schematic, abstract, layout, dspf, symbol, .lib, power grid view, verilog...
- CERN ASIC Support Team (A. Caratelli and M. Andorno) is helping designers to create these views.
- Next submissions are planned for September and November 2023 (including rail to rail 8b DAC, a respin of the SLVS TX/RX and the bandgap reference).
- We have created synergies with other groups in the community. Feel free to spread the word and contact us!



## Bibliography

- GIULIO BORGHELLO, Advantages of 28nm technology in ultra-high-TID environments, Forum on 28nm CMOS (CERN), Login and access required., 2020. https://indico.cern.ch/event/970389/contributions /4097899/attachments /2141534/3608590/Advantages%20of%2028nm %20CMOS%20Technology%20in%20Ultra-High-TID%20Environments %20-%20Giulio%20Borghello.pdf
- [2] G. TRAVERSI, ET AL., "Design of a Radiation-Tolerant Bandgap Voltage Reference for HEP applications", 2022 IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC), Milano.
- [3] M. PILLER, ET AL., "Generic Analog 8 Bit DAC IP Block in 28nm CMOS for the High Energy Physics Community", Austrochip 2022 - 30th Austrochip Workshop on Microelectronics. Institute of Electrical and Electronics Engineers, 2022. p. 5-8 (Austrochip 2022 - 30th Austrochip Workshop on Microelectronics), doi: https://doi.org/10.1109/Austrochip56145.2022.9940783.
- [4] F. BANDI, ET AL., "Analog IP Blocks in 28nm CMOS for the High Energy Physics Community: SLVS Transmitter and Receiver", Journal of Instrumentation, vol. 18, no. 01, pp. C01039, 2023, doi: https://dx.doi.org/10.1088/1748-0221/18/01/C01039.





home.cern

### Fast Rail to Rail OPAMP: Simulation Results



Figure: (a) Phase margin as a function of load capacitance for unity gain configuration. (b) Transient response for unity grain configuration for 50mV step at the input.

