Interconnections

the link between sensors and r/o electronics

- conventional wire bonding
- bump bonding/flip chip
 - → DEPFET all-silicon module at Belle II
 - → DEPFET at XFEL
- bump-less interconnection
 - → SLID and TSV for ATLAS upgrade

Ladislav Andricek, MPI für Physik /MPI Halbleiterlabor, München

Ladislav Andricek, MPI für Physik, HLL

different "worlds"



Sensor fabrication

- -: high resistivity Silicon
- -: Double sided processing
- -: fully depleted bulk
- -: at MPI HLL mainly with integrated first amp. stage (JFET, DEPFET..)
- -: "large" feature sizes
- → best possible sensor for a specific application

Microelectronics Industry

- -: low resistivity Silicon
- -: single sided processing
- -: most of the bulk insensitve
- -: lot of process steps not compatible with sensor fabrication
- -: small (really!) feature sizes
- -: technology ever changing and improving

 \rightarrow dedicated readout chip

<u>Interconnection</u>

-: wire bonding

- -: flip chip / bump bonding
- -: 3D integration approach
- \rightarrow Tailored detection system

Sensors made in CMOS Fabs

Sensors made in "CMOS" ... compromises ...



+ + + + mpi + halbleiterlabor

CMOS sensors→ MIMOSA, FAPS, INMAPS, APSEL..

(adoption of the CMOS Sensors for optical consumer cameras)

- -: n-well as collecting Anode, collection by diffusion
- -: mostly on epi wafers, recently on HiRes wafers
- -: started with only use pMOS transistors in the p-well
- -: additional wells: double, triple, quadruple well ..

 \rightarrow first applications in STAR, CBM ...

CMOS on SOI wafers

major players: ROHM Lapis (OKI), American Semiconductor

- -: use thin silicon layer on top for the r/o circuit
- -: thick handle wafer (separated by the BOX) as detector
- -: can use full CMOS in top layer
- -: processing and handling of the back side still somewhat delicate for standard CMOS lines
 - \rightarrow in R&D phase, first promising results...

CMOS process compromises detector properties. It is definitely not the "best of both worlds"! \rightarrow try the modular approach.....



wire bonding I



- q each strip ("PiN diode") connected with input of r/o ASIC
- q used for tracking detectors in HEP experiments
- q ASIC: f/e CSA + filter + ADC + pipeline ...
- q typical number: ~ few thousand bonds per module
- q interconnect type: wire bonding



DEPFET matrix with row-wise connected to steering and r/o chip





ATLAS Forward SCT strip detector connected to six r/o ASIC "ABCD"



- □ micro welding process: a thin wire is brought into contact to a metal pad
- using thermo-compression, thermo-sonic and/or ultra-sonic energy an electrical and mechanical connection is formed



Wirebonding	Pressure	Temperature	Ultrasonic energy	Wire	Pad
Thermocompression	High	300-500 °C	No	Au,	Al, Au
Ultrasonic	Low	25 °C	Yes	Au, Al	Al, Au
Thermosonic	Low	100-150 °C	Yes	Au	Al, Au



wire bonding II



wire bonding \rightarrow bump bonding



pro:

- □ no chip (sensor or ASIC) modification is needed
- □ relatively cheap technique, small setup costs
- technique is widely established (you certainly have at least a manual bonder in your lab)

con:

- \Box all pads have to be at the periphery of the chips \rightarrow I/O and space problem!!
- $\Box\,$ min. pitch is ~50µm
- □ losses due to stray capacitances (~1pF/bond) and inductance of the wire (~1nH/bond)





- è for more and denser interconnections
- è more compact modules
- è individual pixel connections of 2D detectors
- è reduction of stray capacitance, resistance and inductance of the joint







as an example: C4 Bumps on the ASIC from IBM

C4: controlled collapse chip connection (invented by IBM in the 1960s)







Bump compositions

- High melt (ceramic substrate applications)
 - Pb-3Sn, Pb-5Sn, Pb-10Sn
- Low melt (organic substrate applications)
 - Sn-37Pb, Pb-free compositions (SnAg, SnCu)
- "Duplex" bumps (low melt on high melt base)





Flip Chip Bonding \rightarrow "pick-and-place" and soldering











halbleiterlabor

Fig. 3. The principle of the assembly reflow.



- -: dedicated machine for chip-to-chip or chip-to-substrate assembly
- -: alignment accuracy ~1 µm (3 sigma)
- -: basically no pressure needed
- -: in situ reflow for single chip, ~200 $^\circ\text{C}$
- -: optionally additional reflow in furnace for multi-chip assemblies

ightarrow allows thousands of connections per chip and very compact arrangements

disadvantage: needs additional processing on the sensor wafer: solder wetable landing pad!!



- Standard at MPI HLL: two poly layers + two Al layers → add Cu
- the Cu layer is effectively a 3rd metal on the sensor ρ (Cu) / ρ (Al) \approx 0.63 → low impedance wiring layer and additional routing freedom

The UBM Process – additional Cu process on wafer level















an example: DEPFET pixel vertex detector for Belle II





Belle-II PXD Module (two modules form a ladder)

- three metal layers, Cu as LM
- 4 DCD, 4 DHP, 6 Switchers \rightarrow ~3000 bump bonds/module
- Cu as UBM, bumps partly on thinned perforated frame
- passive components soldered (or glued to) substrate
- I/O and power over kapton cable







- another application: DSSC DEPFET for the XFEL
- o Flip chip with one bump per pixel opens the way to fully parallel processing
- o each pixel has its own r/o channel, ADC and memory, bump bonded in the sensitive area
 → 1 Megapixel with Megaframe read-out: 1 picture/220 ns





- o dedicated development of the DEPFET sensor
- o bumped custom made r/o ASICs
- o bump bond technology basically the same
 → 200 µm pitch, PbSn bumps to Cu pads
- \rightarrow optimal detector system for specific application



0

Solder bump bonding is widely used in industry and for 2D pixel detectors in HEP and photon science

- o commercial vendors for bumped chips deliver pitches down to ~150µm
- R&D labs (IZM Berlin, VTT Finland..) go down to 50 μm, recently micro-bumps in the 20 μm range were reported, technologically limited by the bumping process
- potentially, **bump-less interconnects** offer the opportunity to have an even finer pitch and a better mechanical joint between the two layers (important for ultra-thin chips and/or sensors)
- o bump-less means direct Cu-Cu bonds or Cu-Sn eutectic bonding







Objectives of the project (MPP Munich & Fraunhofer EMFT Munich)

- Design and build thin pixel sensors on p-type FZ material
- Show compatibility and radiation hardness of sensors with SLID metal system
- Show feasibility of the post-processing of existing r/o electronics (ICV and thinning)
- Build demonstrator module with thin sensors, using SLID and ICV through the r/o Chip



post-processing for sensor and ASIC wafer

- BCB layer to define TiW/Cu/Cu(/Sn) System
- Metal system on both:
 - 100 nm TiW, sputtered
 - 200 nm Cu, sputtered
 - 5 μm Cu, through mask electroplated
- on sensor wafers add: 3 µm Sn
- basically the same process steps as for std. solder bumps

SLID: Solid Liquid Interdiffusion

halbleiterlabor

- salternative to conv. bump bonding
- Cu+Sn layers \rightarrow Cu₃Sn alloy
- **I** for electrical and mechanical connection
- min. pitch given by pick and place (~few μm)
- However: no rework possible!



RTI with direct chip-to-chip attach





Sensor wafer, 75 µm active thickness

FE-I3 chips reconfigured on a 6" handle wafer







After SLID and handle wafer removal



+ + mpi halbleiterlabor

- Five sensor/chips pairs mounted on single chip read-out cards (SCM)
- \rightarrow all SCMs are functional!



- contact yield measured on a precursor production: 99.95%
- pull and shear test results similar to conv. bump bonding (~0.01 N/connection)
- beam tests at CERN followed \rightarrow no difference to conv. bump bonded modules



- back side thinning of the wafer
- isolation and metallization for the back side contact (wire bonds)

Location of the vias (for the demonstrator)



wire bond pads \rightarrow back side of the chip

- a.) remove pad metal (Alu)
- b.) etch blind vias from the front side $3x10 \ \mu m^2$, ~70 μm deep
- c.) connect via metal to pad metal on the front



FIB image of test samples showing the structure of the vias and the trench around them.





- Hope I convinced you a about the importance and significance of the link between sensors and read-out electronics
- And I hope that you got a little bit of the taste of this field of R&D and processing
- I had to skip a lot: TAB Bonding, different bump materials, various techniques of bumping...
- And I did not talk at all about 3D integration, a very active field of R&D and innovation, both in industry and in the detector community







chips stacking with TSV



halbleiterlabor

bump-less interconnect with chip stacking and TSV

wire and bump bonding

ROIC

DETECTO

