



Science & Technology Facilities Council

Nuclear Physics Group

AIDA introduction for S3 AIDA comparison 2011, Acireale

Ian Lazarus

(STFC Daresbury)


Contact: ian.lazarus@stfc.ac.uk

AIDA: introduction

Advanced Implantation Detector Array (AIDA)

UK collaboration: *University of Edinburgh, University of Liverpool, STFC Daresbury Laboratory & STFC Rutherford Appleton Laboratory*

- SuperFRS
- Exotic nuclei $\sim 50 - 200\text{MeV}/u$
- Implant – decay correlations
- Multi-GeV implantation events
- Subsequent low-energy decays
- Tag events for gamma and neutron detector arrays



Detector: multi-plane Si DSSD array

wafer thickness 1mm

8cm x 8cm (128x128 strips) *or* 24cm x 8cm (384x128 strips)

Instrumentation: ASIC

low noise ($<12\text{keV}$ FWHM), low threshold (0.25% FSR)

20GeV FSR *plus* (20MeV FSR *or* 1GeV FSR)

fast overload recovery ($\sim\mu\text{s}$)

spectroscopy performance



time-stamping



Science & Technology Facilities Council

Nuclear Physics Group

AIDA General Arrangement



Implantation detector for RDT


Slide from Tom Davinson




Science & Technology Facilities Council

Nuclear Physics Group


AIDA Mechanical



AIDA (NUSTAR)




Layout



AIDA ASIC:

- 625 μ m pitch
- 16 channels
- 2 channels/strip
- Mux'ed analogue output
- Direct digital output for external FADC
- 2 ranges: 0-20MeV/1GeV (switchable) and 0-20GeV (fixed)
- AMS 0.35 μ m CMOS




AIDA (NUSTAR, DeSpec)

Mezzanine:

4x 16 channel ASICs
Cu cover
EMI/RFI/light screen
cooling

FEE:

4x 16-bit ADC MUX readout (not visible)
8x octal 50MSPS 14-bit ADCs
Xilinx Virtex 5 FPGA
PowerPC 40x CPU core/Linux OS – DAQ



FEE width: 8cm
Prototype – air cooling
Production – recirculating coolant

Gbit ethernet, clock, JTAG ports
Power



Science & Technology Facilities Council

Nuclear Physics Group