

# A new architecture based on the µTCA<sup>™</sup> standard

, November 21-24, Acireal

**ANSIP 2011** 

With a short introduction to µTCA for physics ...

#### **TODAY: 32x32 = 1024 channels**



- DAQ based on GASSIPLEX ASICs
- $\Rightarrow$  Long dead time (max. counting rate  $\approx 100 \text{ Hz}$ )
- ⇒ Low integration (16 channels/circuit)
- ⇒ Old technology (Availability, Quantity ?)

Do not fit with the requirements of the new generation TPC
→ High number of channels (> 5000)

→ + one order of magnitude in terms of counting rate

ACTAR ≈ 16000 channels @ GANIL

o ra

ANSiP 2011, November 21-24, Acireale-Italy



TOMORROW: 10000 channels or more ...

@ 1KHz (ICR)





# **DAQ block diagram**

AGET: Asic for GET – 64 analog channels - 512 cells/channel ASAD: AGET Support for Analog to Digital – 4 AGET COBO: COllection BOard – 4 ASAD - 1024 digital channels MUTANT: MUtiplicity, Trigger ANd Time ( 3 trigger levels)

**BEM:** Back End Module (coupling, logical inspections, ...)

ANSiP 2011, November 21-24, Acireale-Ita

\* GET project funded in these labs by the French ANR





# **Example of data rate for ACTAR TPC**

In a CoBo: 64x512x4x4=512 Ksamples Data size

bulk format (24 bits/sample)=12 Mbits
 zero suppr. (32 bits/sample): 16 Mbits
 Compression factor=4 =>4Mbits/CoBo

#### ACTAR (16384 pads)=16 CoBo => 6.4 Gbits/s @ 1kHz if 10% hit pads



# What type of bus and <u>crate</u> for the front end electronic ?



ANSiP 2011, November 21-24, Acireale-Ital

3 choices for a vote held in the GET collaboration...

# Why µTCA ?



#### **About PICMG**

ANSiP 2011, November 21-24, Acireale-Italy

Founded in 1994 as the PCI Industrial Computer Manufacturers Group, PICMG is a consortium of over 250 companies that collaboratively develops open specifications for high performance telecommunications, military and industrial computing applications.

# Choice of µTCA standard for the project

#### GANIL ⇒Laboratory leader & referent For µTCA of GET

#### « Dual Star » topology (redundancy)

- 1 MicroTCA Backplane
- 2 Cable Tray
- 3 Air Filter

8 9

- 4 DC Outputs Power Supply 1
- 5 Grounding Terminals
- Power Supply 1 (optional)
   Fan Tray
  - Fan Tray
  - DC Outputs Power Supply 1
  - ESD Wrist Strap Terminal
- 10 Slot for Power Supply 2





#### MicroTCA Carrier Hub (MCH) Carrier management / Network Switch

Power Module (PM)

elle

# **Gilles Wittwer**



ANSIP 2011, November 21-24, Acireale-Ital

# 1 µTCA shelf typical architecture



ANSiP 2011, November 21-24, Acireale-Ital

# Full architecture – 3 µTCA shelves



**Gilles Wittwer** 

# What are the tasks of MUTANT ?

Distribution of a 100 MHz clock to every CoBo of each crate, phase aligned (skew<1ns - TDC) ⇒ µTCA-CLK1

Distribution of a synchronous start/stop sampling (phase aligned)  $\Rightarrow \mu TCA-CLK2$ 

Exchanging data with the CoBo @ 800 Mbit/s ⇒ 5 µTCA ports (TX/RX)

**Building the whole TPC Digital multiplicity:** 

- Master Mutant + slave MUTANT

ANSIP 2011, November 21-24, Acireal

- Each MUTANT with the CoBo boards every 40 ns

**Time stamp:** 

- 48 bits / 10 ns
- CDT/autonomous mode
- 32 bit event number (CDT)
- local/remote (via BEM)
- CENTRUM interface (GANIL)
- **3 Trigger levels:** 
  - -LØ= External Trigger
  - -L1 = Multiplicity Trigger
  - -L2 = Hit Pattern Trigger



ANSiP 2011, November 21-24, Acireale-Italy

#### Level $\emptyset$ = External Trigger



# Trigger management details (LØ & L1)

#### Level 1 = Multiplicity Trigger

Digital multiplicity on 16 bits (15 significant bit + 1 parity bit) Checked by Master MUTANT @ 25 MHz (every 40 ns)

2 programmable multiplicity threshold (high & low): MTH, MTL with associated programmable number of time buckets



### Trigger management details (L2) with processing

Level 2 = Hit pattern trigger

**Gilles Wittwer** 

### **<u>2 options</u>: -** from the raw matrix

- from pads to blocks of pads (macropads)



### **MUTANT- CoBos data exchanges** main time values

<u>Full memory</u> Event **Trigger L1** AGET Circular Memory 512 cells

AGET: Sampling Frequency = 1-100 MHz Trigger roundtrip:  $512 \times 10 \text{ ns} = 5.12 \text{ µs}$ to  $512 \times 1 \mu s = 512 \mu s$ 

MUTANT Programmable Delay & Gates are 16 bits wide Attached to GMC (10 ns)

CoBo to MUTANT : L1: new multiplicity value @ 25 MHz max nothing to do @ MUTANT level for lower frequency L2: 1.3µs to receive the TPC hit pattern (one shelf) 12.8 µs for added shelves

MUTANT trigger "OK" to CoBo "STOP": -LØ : 30 ns/655 µs max - L1 : 80 ns /655 µs max - L2 : depends on the algorithm

#### <u>2 x half-memories (2p decay)</u>





ANSiP 2011, November 21-24, Acireale-Italy

**Gilles Wittwer** 

4 tongues to manage = 680 pins!



## **MUTANT – few hardware aspects**





View of the 680 pins plug connector

Front Panel

# **About Back End Module (BEM)**

<u>GET with MUTANT</u>: Ready today for coupling @ GANIL with CENTRUM interface ! But tomorrow ? Or in another laboratory ? GET world GET world GET world GET Network Logic inspections

**Goal:** Be able to synchronize GET (Clock & Time stamp) by an external system or to be synchronized by GET if ancillary detectors are added to the TPC

**Work to do:** Writing specifications in 2012, especially the board standard (VME, AMC, ...) Starting design in 2013

ANSiP 2011, November 21-24, Acireal

# **Conclusion about GET front end**

# > 2 sources of $\mu$ TCA shelf are validated for the project

- a "9 AMC slot" shelf & an "11 AMC slot + JSM" shelf

#### ➤ MCH with 10 Gbe uplink was purchased

- Used in a first step for management and tests
- Network performance tests have to be made

#### MUTANT module is on track

- Board A is under test

(as a kit on the table then inside the crate with management)

- Design of board B is in progress
- Full MUTANT is expected for mid 2013

#### ➤ CoBo AMC design is in progress at NSCL/MSU

- Harmonization of choices in terms of components and  $\mu TCA$  configuration

### First $\mu$ TCA configuration (CoBos + MUTANT) by end 2013









ANSIP 2011, November 21-24, Acireale-Ital



# Short introduction to MTCA.4

#### Working group and press release

#### What is this new "xTCA for Physics"

**GANI** Spiral

The data systems used today to run these research institutions, such as the particle accelerator at CERN near Geneva, are VMEbus systems.

For the next generation of systems, the particle physicists group has committed itself again to an open standard. In future, MicroTCA systems will be used.

The main reasons for changing from VMEbus to MicroTCA are that MicroTCA has implemented an extensive remote management that detects all possible faults on plug-in boards, in the power supply systems and in the ventilation system.

The MicroTCA basic specification forms a very good basis that covers most of the requirements of this research group. However, a number of additional features are required that are not implemented in the MicroTCA basic specification.

For this reason the PICMG working group "xTCA for Physics" was formed to define a MicroTCA sub-specification,

WAKEFIELD, Mass., October 18, 2011 – PICMG, a leading standards organization for the communications, military and embedded computer industries, announces the adoption and availability of the two new specifications, The MicroTCA® Enhancements for Rear I/O and Precision Timing (MircoTCA.4) specification, and PICMG 3.8 - AdvancedTCA Rear

For this reason the PICMG working group "xTCA for Physics" was formed to define a M MTCA.4 and ATCA RTM Z3A specification. Recently, PICMG Ratifies new MicroTCA and AdvancedTCA Specifications WAKEFIELD, Mass., October 18, 2011 – PICMG, a leading standards organization for the com embedded computer industries, announces the adoption and availability of the two new specific Enhancements for Rear I/O and Precision Timing (<u>MircoTCA.4</u>) specification, and PICMG 3.8 Transition Module Zone 3A specification. "Many of the changes introduced by both of these specifications are the result of PICMG's hig through direct engagement with researchers in this field. This will allow both the MicroTCA a community to better serve these markets or other additional markets that need synchronized of greater I/O needs," said Joe Pavlat, PICMG's President. "Many of the changes introduced by both of these specifications are the result of PICMG's high energy physics efforts through direct engagement with researchers in this field. This will allow both the MicroTCA and the AdvancedTCA community to better serve these markets or other additional markets that need synchronized data acquisition or

# From MTCA.0 to MTCA.4



ANSiP 2011, November 21-24, Acireale-Italy



## MTCA.4 backplane Topology



**Spira** 

**Gilles Wittwer** 

# First conclusions about MTCA.4

#### MTCA.4 versus VME



- Performances and Management (Power, temperature, hot swap, ..., and redundancy if needed)
- \* No communication protocol attached to the backplane (carrier)

#### AMC + µRTM versus VME

- **\*** Same front panel width as VME boards but + 25% in terms of height
- $\Rightarrow \approx +25\%$  of PCB surface for components implantation
- \* as MTCA.0, hot swap capability (no need to reboot the full system)
- I fully compatible to AMC and previous MicroTCA standards

AMC + µRTM versus VME + Mezzanine(s)

- ✤ µRTM are identified with a standard light management
- Tasks and designs are easier to separate as form factors are well defined (layout and routing constraints clearly separated)

#### $AMC + \mu RTM$

ANSiP 2011, November 21-24, Acireale-Ital

- Power budget shared between the 2 boards !
- \* No AMC shielding for EMC compared to VXI





Few MTCA.4 shelves are already available ...

Thank you very much for your attention

ANSiP 2011, November 21-24, Acireal