



Advanced sensors and electronics characterisation





Challenges of HEP for tracking and vertexing in extreme conditions of particles rates and radiation

L.Demaria , N. Bartosik (INFN Torino),
E.Migliore, M. Grippo. F.Luongo (Universita' and INFN Torino)



- **Context & Principles** : challenges and goals achieved
- **Lab part-1** : front-end electronics testing / characterization with probe-station
- **Lab part-2** : pixel module verification using an X-ray machine



- Biggest and powerful particle accelerator in the world
 - pp collider - 26 Km of length
 - 13 TeV energy
- Large amount of particle collisions
 - 2376 bunches each made of 10^{11} protons at light velocity
 - 25 collisions every 25ns
- Four large experiments to study particle physics,
 - two for new particles, new phenomena
 - one b-particle physics
 - one specialised on ion-ion collisions (qqg plasma)




NOW @ LHC







After year 2028

- HL_LHC accelerator: new frontier for particle physics
 - pp-collisions at >3 times LHC; 200 pp collisions at the same time !
 - Experiments: taking data at higher L1-Trigger rate
 - Read-out data increase > **x3** particles, **x7** trigger
 - ALL THIS to make precision study to Higgs sector and search for new phenomena



- **OUTER TRACKER** : momentum resolution, tracking trigger (up to $|\eta| = 2,4$)
 - 6 'double-sensor' in barrel (10 single now); 5 double sensors disks (9 now)
- **PIXEL DETECTOR** : tracking seeding, vertex reconstruction, tracking extension
 - 4 barrel layers (as Phase-1); 10 disks (3 in Phase-1)





The most demanding layers are the inner ones, at ~3 and 7 cm:

- particle flux
- radiation dose

to maintain same pixel occupation a higher granularity is required (x5). LHC area is ~13000 μm^2 therefore pixel cell should be reduced at ~2650 μm^2

Requirements from HL_LHC experiments

Small pixels: $50 \times 50 \mu\text{m}^2$

Large chips: $2\text{cm} \times 2\text{cm}$ (~1 billion transistors)

Hit rates: 2 GHz/cm²

Signal Digitisation : 4-5 bit



Radiation: 1 Grad, 10^{16} n/cm² (unprecedented)

Trigger: up to 1 MHz with 12.5us latency
(~100x buffering and readout)

Low power - Low mass systems

Data readout : up to 4-5 Gbs/s

TRIGGER Latency up to 12.5us (x3) ==> deeper storage buffer




Pixel ReadOut chip: State of the Art

PARAMETER or FEATURE	1st generation LHC phase 0	2nd generation LHC Phase 1	3rd generation LHC Phase 2
CMOS technology	250nm	250nm / 130nm	65nm
Max Particle Flux	$\sim 50 \text{ MHz/cm}^2$	$\sim 200 \text{ MHz/cm}^2$	$\sim 750 \text{ MHz/cm}^2$
Max Pixel Flux	200 MHz/cm^2	600 MHz/cm^2	3 GHz/cm^2
Rad. Hardness	1.5 MGy	3.5 MGy	10 MGy
Pixel Dimension	100x150 μm^2 50x400 μm^2	100x150 μm^2 50x250 μm^2	25x100 μm^2 50x50 μm^2
Signal Threshold	2500-3000 e^-	1500-2000 e^-	$< 1000 e^-$
L1 Trigger Latency	2-3 μs	4-6 μs	10-20 μs
L1 Trigger Rates	100 KHz	$\sim 100 \text{ KHz}$	200-1000 kHz
ASIC side	$\sim 1 \text{ cm}^2$	$\sim 4 \text{ cm}^2$	$1-4 \text{ cm}^2$
Hit memory per chip	0.1 Mb	1 Mb	$> 16 \text{ Mb}$
Chip output bandwidth	$\sim 40 \text{ Mb/s}$	$\sim 320 \text{ Mb/s}$	$\sim 3 \text{ Gb/s}$
Power Budget	$\sim 0.3 \text{ W/cm}^2$	$\sim 0.3 \text{ W/cm}^2$	$< 0.6 \text{ W/cm}^2$

PRESENT DETECTORS for pp@LHC


PSI46 (150um x 100um)



- 250nm CMOS tech
- **251** transistors/pix

251 Transistors / pixel

FEI4 (50um x 250um)




- 130nm CMOS techn
- ~**2500** transistors/pix
- ~0,5 trans/um²


innovation allow to decrease of a factor ~5 the pixel size either improving performance (threshold, speed, data rates...)

YES !

65nm CMOS technology allows to design a smaller pixel capable to sustain extreme particle fluxes and long latencies



RD53



(50um x 50um)

- 65nm CMOS tech
- ~**2500** transistors/pix
- ~2 trans/um²

50% of area to digital


CMS

ATLAS


for ATLAS & CMS

- INFN CHIPIX65 project (dimostratore: 2016) 64x64 pixel matrix
- RD53 Collaboration: RD53A large size demonstrator: (August-2017) 400x192 pixel matrix
- RD53 Collaboration: prototype and final version of Atlas and CMS chips ~400x400 pixel matrix

12mm²




2cm²




~4cm²


RD53 Collaboration joint effort from ATLAS and CMS Institutes to develop readout chips for the HL-LHC pixel detectors 24 institutes, started in 2013 - **MAJOR contribution from INFN**




RD53B-ATLAS (ItkPix1)
• March 2020



RD53B-CMS (CROCv1)
• June 2021



RD53C-ATLAS (ItkPix2)
• March 2023




RD53C-CMS (CROCv2)
• fall 2023





Laboratory part one




- Fresh from the Fab ! see how ASIC arrives from industry. 12" wafer to be tested and then sent for processing and bump deposition - You will be using a **C-ROC wafer**
- You will enter a clean room: learn how to wear and behave...
- Look to a Pixel Readout Chip from a Probestation and navigate precisely on a wafer from chip to chip !
- How to do wafer level testing: you will be testing a real chip
- You will perform the analysis to do Quality assurance and decide if the chip is good or not, looking how you properly calibrated the chip




Hybrid technology:
chip on wafer has to be processed for UBM and bump deposition




connection to the 184 chip pads via needles: a probe-card allow to power, make I/O, monitor the chip under test (DUT)




probes: 100um pitch






V_{out} ←
Analog Multiplexer on probe card to allow measurements of many voltages monitored by CROC VMUX and sensing chip additional voltages/GNDs




Probe card





- A probe-station allow to safely travel through all the 138 chips and test them






- Fundamental for serial powering of modules: fixed current provide power to CROC, satisfies its consumption request - regardless to current variation - and remaining current goes to a shunt resistor

- NB: the current is x-axis is for a single power domain, analog and digital are independent here. This allow to characterise each ShuntLDO

- Chip is configured to operation values, therefore 800mA goes to ACB+Matrix(ana) and 668mA goes to DCB+Matrix(dig)





- Over voltage at ~2V is reached at ~1.8A



From a threshold dispersion between different pixels of 400e- (RMS)

...a per-pixel calibration (5-bits) is made ...

...obtaining the same threshold among 145152 pixels with 50e- RMS !











Wafer maps: only good chips are used







24 different tests are made to select good chips





- LDO testing**
- 1. Startup in LDO ●
 - 2. IREF trimming ●
 - 3. Communication ●
 - 4. Writing of efuses ●
 - 5. VDD trimming ●
 - 6. Global registers ▽ ●
 - 7. Injection capacitance measurement ●
 - 8. ADC calibration ●
 - 9. DACs calibration ●
 - 10. Ring oscillators calibration ●
 - 11. Temperature sensors calibration ●
 - 12. Chip bottom and matrix power consumption ●
 - 13. LDO IV curve ●

- SLDO testing**
- 14. Startup in SLDO ●
 - 15. SLDO IV curve (+ OVP) ●
 - 16. Aurora lanes ▽ ●
 - 17. Chip ID ▽ ●
 - 18. Pixel registers ▽ ●
 - 19. Data merging ▽ ●
 - 20. Digital scan ▽ ●
 - 21. Analog scan ▽ ●
 - 22. Threshold scan (coarse) ▽ ●
 - 23. Threshold tuning ▽ ●
 - 24. Threshold scan (fine) ▽ ●







- You will use a Pixel detector with a C-ROC bump-bonded to a planar silicon sensor (cell of 50x50 μm^2)
- You will cross-check the performance: low silicon current, low threshold, of 1000 electrons; low noise; looking to the S-curve obtained with an calibration injection ==> root files with 1D/ 2D histograms



- With the help of an expert, you will send real external signal using an x-ray machine (fully screened, validated by radio-protection) :
 - check of good connection / efficiency of CROC + sensor
 - measurement of energy sent by fluorescence light obtained by x-ray to 5 different targets (Ag, Fe, Cu, Mo, Sn)
 - eventually you will be using the detector to make a real x-ray of a part of the CMS Pixel detector (hybrid)




Fluorescence emission




	keV			
	kalpha1	kbeta1	La1	Lb1
Cu	8.048	8.905		
Mo	17.479	19.602	2.293	2.395
Ag	22.163	24.942	2.984	3.151
Sn	25.271	28.486	3.443	3.663
Fe	6.403	7.057	0.705	0.718
Ti	4.511	4.932	0.452	0.458

Configurazione X-ray : V = 55 kV I = 5 mA


E [keV] = -0.03 + 0.004*CH



D_B(0)_O(0)_H(0)_<ToT> Distribution




D_B(0)_O(0)_H(0)_Pixel Alive_Chip(15)




Primary beam

- up to 50kV, 50 mA
- high single pixel rate, to test for HL_LHC fluxes (>3 GHz/cm²)




Backup





Advantage of technology scaling



Lot of digital logic in the pixel-matrix, organised in pixel regions:
enough space ? Is power going to explode ?

Moving to more scaled technology - from **130nm to 65nm** (relative scaling $\alpha=2$), digital follows:

- **Logic density: x4**

- both W and L are reduced

- **Power : ~1/2 - 1/4**

- related to clocked operations, therefore follows

$$P = \text{freq } C V^2 \quad (\text{charge/disch. cap})$$

where C is the capacitance to be driven, sum of MOS gate capacitance and metal routing.

C_{gate} decreases: W,L decrease; C_{ox} increase,
 Metal routing capacitance decreases (width)

- **Speed: ~2**

- faster electronics, higher frequency reachable

