



ARCADIA Depleted monolithic CMOS sensors and very low power readout architectures



Manuel Rolo (INFN)

on behalf of the **ARCADIA Collaboration**

32nd International Workshop on Vertex Detectors October 16-20th, 2023 Sestri Levante (IT)

ARCADIA DMAPS R&D at INFN

Advanced Readout CMOS Architectures with Depleted Integrated sensor Arrays



Fully Depleted Monolithic Active Pixel CMOS sensor technology platform allowing for:

- * Active sensor thickness in the range 50 μ m to 500 μ m;
- * Operation in full depletion with fast charge collection by drift, small collecting electrode for optimal signal-to-noise ratio;
- * Scalable readout architecture with ultra-low power capability ($O(10 \text{ mW/cm}^2)$);
- * Compatibility with standard CMOS fabrication processes: concept study with small-scale test structure (SEED), technology demonstration with large area sensors (ARCADIA)
- * Technology: LF11is 110nm CMOS node (quad-well, both PMOS and NMOS), high-resistivity bulk
- * Custom patterned backside, patented process developed in collaboration with LFoundry



Sensor Concepts and post-processing



- n-type high resistivity active region + n-epi layer (reduces punch-through current between p+ and deep pwells)
- sensing electrodes can be biased at low voltage (< 1V)
- BSI Reverse-biased junction: depletion grows from back to top ٠
- Option: Fully Depleted PAD sensors with avalanche gain layer



thinning, backside p+ implantation and laser annealing, no patterning on backside





HR wafers - backside litho

thinning, lithography, backside p+ implantation and laser annealing, insulator and metal deposition to create backside guardring structures

n-epi2 Active thickness: High Resistivity n-epi 1 p+ substrate Total thickness: 300um thinning down to 100µm total thickness on a p+ starting substrate,

active thickness below 50µm

48um

ARCADIA Technology demonstrators





- ARCADIA-MD3 Main Demonstrator
- MAPS and test structures for PSI (CH)
- MATISSE Low Power (ULP front-end for space instruments)
- \blacktriangleright pixel and strip test structures down to 10 μm pitch
- ASTRA 64-channel mixed signal ASIC for Si-Strip readout
- 32-channel monolithic strip and fully-functional readout electronics
- (ER2) HERMES: small-scale demonstrator for fast timing
- ▶ (ER3) Small-scale demonstrator of a X-ray multi-photon counter
- (ER3) Wafer splits with timing layer, new R&D towards <<50 ps timing performance: test structures and
- ▶ (ER3) MADPIX: multi-pixel active demonstrator chip for fast timing

ARCADIA-MD3: Chip Floorplan





Top Padframe

Auxiliary supply, IR Drop Measure

Matrix

512x512 pixels, Double Column arrangement

End of Sector (x16)

Reads and Configures 512x32 pixels

Sector Biasing (x16)

Generates I/V biases for 512x32 pixels

Periphery

SPI, Configuration, 8b10b enc, Serializers

Bottom Padframe

Stacked Power and Signal pads

Manuel Rolo [INFN]

ARCADIA-MD3: Chip Architecture



- Pixel size 25 μm x 25 μm, Matrix core 512 x 512, 1.28 x 1.28 cm² silicon active area, "side-abuttable"
- * Triggerless data-driven readout and low-power asynchronous architecture with clockless pixel matrix
- **Event rate up to 100 MHz/cm² (**design post-layout simulations, to be demonstrated: test-beam in mid 2024**)**
- High-rate operation (16 Tx): 17-30 mW/cm² depending on transceiver driving strength (measured)
- Low-power operation (1 Tx): **10 mW/cm**² (measured: characterisation data in next slide in low-power mode)

ARCADIA-MD3: charged particles

⁹⁰Sr







Cosmic rays

(tilted sensor)

Incremental map

500



40 60 80



300

400

500

100

200

⁹⁰Sr

Incremental map





7 Manuel Rolo [INFN] 180

140

100 120

VERTEX 2023, 16-20 October 2023

MD3 cosmic data: setup and cluster size





- Cosmic ray data taking: 1 week
- 3-plane MD3 installed on a black box, neither temperature control nor parameter optimisation (pixel discriminator V_{th} still to be equalised at double-column level).
- Threshold 290 e-, MPV = 4 pixels
- More than 90% of clusters with less than 6 fired pixels





Recent results from the ARCADIA project

300 400 500

MD3 cosmic data: x-y residuals

Preliminary data without mechanical alignment (3-plane setup without external references), ignoring multiple scattering:

Selection criteria:

- 1 cluster per plane
- dt <= 10 clock cycles
- Cluster dimension <=4 in all planes



Selected ~46% of the synchronised events

Recent results from the ARCADIA project

Manuel Rolo [INFN]

160

140

120

100

80

60

40

20

-0.3

9



4.5

3.5

2.5

1.5

0.5

 $\sqrt{2023}$

Pixel/Strip Test Structures



BN37

49



\ast pixels come in different flavours:

- Pseudo-Matrices of 1x1 and 2x2 mm²
- 50 μm (5 variants)
- 25 μm (3 variants)
- 10 μm (6 variants)

\ast and strips as well:

- 25 μm pitch pixelated + 25 μm continuous (10+10)
 [2 variants]
- 10 μm pixelated (4 groups of 12 strips connected to pads) [4 variants]



FD Monolithic Active Microstrips

- Design and Production of continuous and "pixelised" strips, range 10 100µm pitch
- Proof-of-concept: CMOS monolithic strip block and readout electronics (active sensor area is $12800 \times 3200 \ \mu m^2$)
- Analogue (MUX-differential output buffer) and Digital readout (Wilkinson ADC + serialiser)





nnnnnnn

ARCADIA Sensor: R&D for fast timing





- ARCADIA 3rd fabrication run (t.o. mid-2022): 4 dose splits with 3 wafers per dose on 50µm active thickness substrates; gain target: 10 - 30;
- Avalanche gain measured with a focused IR laser spot (1060nm) on 250µm x 250µm backside illuminated pad sensors above full depletion: gain ranges between 2 and 4;
- Mismatch between simulated and measured avalanche gain and CV curves: doping profile used for the design of the sensors did not correspond to the implanted gain profile;
- Process simulations revised by LFoundry an updated profile of the gain layer was provided. The new profile matches very well INFN data extracted from CV curves;
- short-loop run due to start in the next weeks: 12 wafers with several dose splits, same FSI MS.





TCAD simulations with MIP-like signal 8

2

6

2

0

0

Current [μ A]

Recent results from the ARCADIA project

PM250 G1

 V_{bias} -35V ND filter 2

30

20

VERTEX 2023, 16-20 October 2023

MadPix CMOS LGAD multi-pixel prototype

- MadPix prototype with gain layer and integrated electronics
- # first small-scale demonstrator 4 x 16 mm²;
- 8 matrices (64 pixel pads each) implementing different sensor and front-end flavours;
- // 250 x 100 μ m² pixel pads;
- 64 analogue outputs on each side, rolling shutter of single matrix readout;









MadPix CMOS LGAD multi-pixel prototype





- Noise and slew-rate characterisation with external test-pulse injection
- First data with beta source
- Starting today: test-beam for evaluation of timing performance (LGAD used as time tagger)









ARCADIA-MD3: X-ray tube and CT

- X-ray setup (2 mA, 40 kV) with W tube (8.40 keV and 9.67 keV) •
- Radiography samples and CT reconstruction (stepper motor, 1.8 deg) •





ARCADIA FD-MAPS: Status and Perspectives



- * **ARCADIA:** CMOS sensor design and fabrication platform on LF11is technology
 - Sensor R&D and Technology, CMOS IP Design and Chip Integration, Data Acquisition
 - MD3: system-grade full-chip FDMAPS for Medical (pCT), Future Leptonic Colliders and Space Instruments
 - Scalable FDMAPS architecture with very low-power: **10 mW/cm**²
 - Fully-depleted monolithic active micro strips with fully-functional embedded readout electronics
 - Ongoing R&D for the implementation of monolithic CMOS sensors with gain layer for fast timing
 - \blacktriangleright Custom BSI process allow to develop fully-depleted thick sensors (up to 400 μm) for soft X-ray imaging





Thank you for your time!

Manuel Rolo (INFN),

on behalf of the **ARCADIA Collaboration**.





Front-end FEB-MD3 and DAQ





FPGA board KC705



- 2 Samtec FireFly connectors for ASIC signals (Clock, SPI, Data)
- Connection to external low jitter Clock (via SMA connectors)
- Bias to the DMAPS backside or (wirebonded) to top pads
- Independent LDOs for IO Buffers, Analog Core, Digital Core
- PCB through-hole for matrix BSI
- custom FMC-to-Firefly breakout board



VERTEX 2023, 16-20 October 2023

1 Gb ETH

Recent results from the ARCADIA project

ARCADIA-MD3: Peripheral Dataflow



- * Each sector has an independent readout and output link when operating in High Rate Mode
- Sector data is sent out (8b10b encoded) via dedicated 320MHz DDR Serialisers
- In Low Rate Mode, the first serialiser processes data from all the sections. The other serialisers and C-LVDS TXs^(*) are powered off in order to reduce power consumption.



^{* &}quot;A 2 Gbps custom LVDS transceiver for the ARCADIA project", talk at IEEE NSS-MIC 2021

Low Rate mode



ARCADIA-MD3: Integration







- The Matrix is composed of 16 identical Sectors (32x512), each of which contains 16 Double Columns
- Each 2x512 Double Column is composed of 16 2x32-pixel
 Cores: the minimum "synthesisable" entity bundling together
 8 Pixel Regions for optimal PNR and Signal Propagation
- Clock-less matrix integrated on a power-oriented flow

ARCADIA pixel test structures

ARCADIA

Small pixel arrays with all the pixels connected in parallel. Pixel pitches: 50um - 25um - 10um

Target characterisation:

- Electrical characterisation: IV and CV curves (at the probe station)
- Pulsed laser characterisation
- Radiation hardness tests (neutrons, X-rays)
- TCAD simulations have shown a very good predictive power, after tuning the process parameters with IV curves (epi thickness, doping)

NO 25 11 10 10 10

Almost all the test structures from all the wafers can be operated properly (only a few defective ones were spotted) and with good wafer-to-wafer reproducibility



1mm

ICIE

12 SP Lid HT (H) 16H

*** * * ***

SP IM HERE ME

AN INT OF BUILDING AN

ARCADIA sensor characterisation



IV and CV measurements of test-structures: proven functionality, stable operation at full depletion, and good agreement with TCAD simulations









VERTEX 2023, 16-20 October 2023

ARCADIA sensor characterisation



IV and CV measurements of test-structures: proven functionality, stable operation at full depletion, and good agreement with TCAD simulations







VERTEX 2023, 16-20 October 2023

Pulsed laser and radiation damage studies



- Infrared laser diode @ 1060nm, 50ps FWHM: generation in the whole active thickness
- Pixel array test structures with 100um active width (maskless backside p+ implantation)

Experimental characterisation of ionising radiation damage: dark current increase with dose from 10 krad to 10 Mrad



Sensor Biasing

The chip periphery behaves like a resistor: For substrates of Type 1 and 2, substrate bias can be applied both from the bottom and from the top



V depl and *VPT* are very similar for the two considered biasing schemes





Test structures selection and packaging

At least 4 dies with test structures extracted from each wafer in different positions, to verify uniformity



A few devices are bonded for laser irradiation tests: position-dependent signal and time response to short laser pulses (<100ps)



Pext



ARCADIA MD3 DAQ Hardware: Telescope





Recent results from the ARCADIA project

VERTEX 2023, 16-20 October 2023

DAQ firmware: data-push architecture





DAQ firmware: triggered architecture



X-ray photon-counting demonstrator





Pixel Readout ASIC for photon-counting Architecture and Chip Design



- The arbitration logic module compares local ToT with 8 neighbour ToTs to decide if local pixel has the largest read of the generated charge and then the hit signal is pulled up high
- The deposited energy is obtained by the ToT counter in which the numbers of cycles of oscillator clock is recorded
- \checkmark A digital comparator assigns an energy bin to the event





Figure: CAD layout of a 3x3 pixel region (each pixel is built with 2x2 50 µm cores

Figure: Data from a super-column (8 double columns) is serialised and sent off-chip with a C-LVDS transceiver

Pixel Readout ASIC for photon-counting Sensor and simulation setup

X-ray energy range: 10 - 100 keV, Photoelectric + Compton effects

50 μ m pitch, 400 μ m thick ARCADIA pixel sensor Punch through onset V_{pt} = -363.6 V Capacitance @ V_{pt} = 12.8 fF Voltage at collection electrode = 0.8 V L. De Cilladi SOUM MU OCH





Scope:

- study charge sharing
- charge collection time < shaping time ~ 100 ns

Sentaurus TCAD

electric and weighting field maps

Allpix2

- Monte Carlo signal generation
- 5x5 pixel matrix





33 Manuel Rolo [INFN]

Pixel Readout ASIC for photon-counting Signal simulation for 50 keV photons

Compton scattering

- Fraction of energy transferred to recoil electron: 9% mean, 17% max
- Charge deposit: 0.2 fC mean, 0.38 fC max

Photoelectric absorption

- K-shell 1s electron binding energy = 1.839 keV
- Kinetic energy of K-shell 1s photoelectrons •
- = 50 keV 1.839 keV
- Charge deposit: 2.14 fC

Monte Carlo simulation

- 100k incoming photons
- Perpendicular incidence
- Random incidence point over the • CENTRAL pixel of the 5x5 matrix Detected photons (Compton + photoelectric, no threshold) = 3528 Detection efficiency = $\sim 4\%$







Full 5x5 matrix signal



FD-MAMS 32-channel architecture



- preAmp: CSA + TP injection circuit
- Slow Shaper branch for charge measurement with externally controlled S&H circuit
- Analogue readout (MUX-differential output buffer) and Digital readout (Wilkinson ADC and serialiser)
- Trigger output: Fast Shaper branch providing a fast-OR output
- ASTRA FastOR signal provides trigger to the FPGA
- FPGA sends HOLD signal and then start readout of analogue MUX



