

16-20 October 2023, Sestri Levante (GE), Italy  
International Workshop on Vertex Detectors

# Recent results from MAPS prototypes for ITS3

Anna Villani  
on behalf of the ALICE collaboration



**ALICE**



**UNIVERSITÀ  
DEGLI STUDI  
DI TRIESTE**

- ITS3: The upgrade of the ALICE Inner Tracking System
- The 65 nm CMOS process
- Prototypes for the ITS3
- Results from laboratory characterization and in-beam measurements

## ALICE Inner Tracking System for LHC Run 4

### Key elements:


- 6 large-area  $O(10 \times 26 \text{ cm}^2)$ , ultra-thin ( $\leq 50 \mu\text{m}$ ), flexible MAPS sensors
- Closer to the interaction point: 24 mm (ITS2)  $\rightarrow$  18 mm
- Reduced and more uniform material budget: 0.3% (ITS2)  $\rightarrow$  0.05%  $X_0/\text{layer}$

### Performance improvements:

- Tracking efficiency
- Pointing resolution



Mechanical mockup of three ITS3 half-layers, Engineering Model 1




See F. Krizek's talk:  
["ITS3, the ALICE Vertex detector for LHC Run 4"](#)

# The 65 nm CMOS technology

- Tower Partners Semiconductor Co. ([TPSCo](#)) 65 nm CMOS imaging process for Monolithic Active Pixel Sensors (MAPS)
- Chosen for ALICE ITS3 detector and under study by the [CERN EP R&D](#) on monolithic pixel sensors

## Key advantages:


- High radiation hardness
- Low power consumption
- 5  $\mu\text{m}$  2D spatial resolution
- Large wafers ( $\varnothing$  300 mm)




- Tower Partners Semiconductor Co. ([TPSCo](#)) 65 nm CMOS imaging process for Monolithic Active Pixel Sensors (MAPS)
- Chosen for ALICE ITS3 detector and under study by the [CERN EP R&D](#) on monolithic pixel sensors

## Key advantages:

- High radiation hardness
- Low power consumption
- 5  $\mu\text{m}$  2D spatial resolution
- Large wafers ( $\varnothing$  300 mm)



## Three process options explored:




Charge collection faster and more efficient

Charge sharing


- Tower Partners Semiconductor Co. ([TPSCo](#)) 65 nm CMOS imaging process for Monolithic Active Pixel Sensors (MAPS)
- Chosen for ALICE ITS3 detector and under study by the [CERN EP R&D](#) on monolithic pixel sensors

## Key advantages:

- High radiation hardness
- Low power consumption
- 5  $\mu\text{m}$  2D spatial resolution
- Large wafers ( $\varnothing$  300 mm)



## Three process options explored:




Charge collection faster and more efficient

Charge sharing



- Tower Partners Semiconductor Co. ([TPSCo](#)) 65 nm CMOS imaging process for Monolithic Active Pixel Sensors (MAPS)
- Chosen for ALICE ITS3 detector and under study by the [CERN EP R&D](#) on monolithic pixel sensors

## Key advantages:

- High radiation hardness
- Low power consumption
- 5  $\mu\text{m}$  2D spatial resolution
- Large wafers ( $\varnothing$  300 mm)



## Three process options explored:




Charge collection faster and more efficient

Charge sharing



- Tower Partners Semiconductor Co. ([TPSCo](#)) 65 nm CMOS imaging process for Monolithic Active Pixel Sensors (MAPS)
- Chosen for ALICE ITS3 detector and under study by the [CERN EP R&D](#) on monolithic pixel sensors

## Key advantages:

- High radiation hardness
- Low power consumption
- 5  $\mu\text{m}$  2D spatial resolution
- Large wafers ( $\varnothing$  300 mm)



## Three process options explored:



Charge collection faster and more efficient


Charge sharing






- Tower Partners Semiconductor Co. ([TPSCo](#)) 65 nm CMOS imaging process for Monolithic Active Pixel Sensors (MAPS)
- Chosen for ALICE ITS3 detector and under study by the [CERN EP R&D](#) on monolithic pixel sensors

## Key advantages:

- High radiation hardness
- Low power consumption
- 5  $\mu\text{m}$  2D spatial resolution
- Large wafers ( $\varnothing$  300 mm)



## Three process options explored:




Charge collection faster and more efficient

Charge sharing


- Tower Partners Semiconductor Co. ([TPSCo](#)) 65 nm CMOS imaging process for Monolithic Active Pixel Sensors (MAPS)
- Chosen for ALICE ITS3 detector and under study by the [CERN EP R&D](#) on monolithic pixel sensors

## Key advantages:


- High radiation hardness
- Low power consumption
- 5  $\mu\text{m}$  2D spatial resolution
- Large wafers ( $\varnothing$  300 mm)




## Three process options explored:




# MLR1: first submission in 65 nm




- **Multiple Layer Reticle 1 (MLR1)**, received in Sep. 2021
- Many prototypes:
  - Transistor test structures → radiation hardness studies
  - Diode matrices → charge collection studies
  - Analog building blocks
  - Digital test matrices



# MLR1 sensor prototypes




**APTS: Analog Pixel Test Structure**




- 6x6 pixel matrix
- Pitch: 10, 15, 20, 25  $\mu\text{m}$
- Analogue readout of central 4x4 submatrix
- Output buffer in two versions: Source Follower (SF) and Op Amp (OA)
- **Goal:** explore pixel designs

**CE65: Circuit Exploratoire 65**




- 64x32 pixel matrix, 15  $\mu\text{m}$  pitch (3 subvariants: AC, DC and SF)
- 48x32 pixel matrix, 25  $\mu\text{m}$  pitch
- Rolling shutter readout (50  $\mu\text{s}$  integration time)
- **Goal:** explore pixel matrix uniformity and rolling shutter

**DPTS: Digital Pixel Test Structure**




- 32x32 pixel matrix, 15  $\mu\text{m}$  pitch
- Asynchronous digital readout
- Time-encoded pixel position
- Time-over-threshold measurements
- **Goal:** study the in-pixel front-end

# MLR1 sensor prototypes




**APTS: Analog Pixel Test Structure**




- 6x6 pixel matrix
- Pitch: 10, 15, 20, 25  $\mu\text{m}$
- Analogue readout of central 4x4 submatrix
- Output buffer in two versions: Source Follower (SF) and Op Amp (OA)
- **Goal:** explore pixel designs

**CE65: Circuit Exploratoire 65**




- 64x32 pixel matrix, 15  $\mu\text{m}$  pitch (3 subvariants: AC, DC and SF)
- 48x32 pixel matrix, 25  $\mu\text{m}$  pitch
- Rolling shutter readout (50  $\mu\text{s}$  integration time)
- **Goal:** explore pixel matrix uniformity and rolling shutter

**DPTS: Digital Pixel Test Structure**




- 32x32 pixel matrix, 15  $\mu\text{m}$  pitch
- Asynchronous digital readout
- Time-encoded pixel position
- Time-over-threshold measurements
- **Goal:** study the in-pixel front-end

# MLR1 sensor prototypes




**APTS: Analog Pixel Test Structure**




- 6x6 pixel matrix
- Pitch: 10, 15, 20, 25  $\mu\text{m}$
- Analogue readout of central 4x4 submatrix
- Output buffer in two versions: Source Follower (SF) and Op Amp (OA)
- **Goal:** explore pixel designs

**CE65: Circuit Exploratoire 65**




- 64x32 pixel matrix, 15  $\mu\text{m}$  pitch (3 subvariants: AC, DC and SF)
- 48x32 pixel matrix, 25  $\mu\text{m}$  pitch
- Rolling shutter readout (50  $\mu\text{s}$  integration time)
- **Goal:** explore pixel matrix uniformity and rolling shutter

**DPTS: Digital Pixel Test Structure**




- 32x32 pixel matrix, 15  $\mu\text{m}$  pitch
- Asynchronous digital readout
- Time-encoded pixel position
- Time-over-threshold measurements
- **Goal:** study the in-pixel front-end

- Laboratory measurements:
  - Definition of the operating conditions
  - Response to X-ray:  $^{55}\text{Fe}$  source and fluorescence photons
- Test-beam campaigns @DESY, @MAMI, @CERN PS, @CERN SPS




- $^{55}\text{Fe}$  source measurements






**APTS SF**  
pitch: 15  $\mu\text{m}$   
split: 4  
 $I_{\text{reset}} = 100 \text{ pA}$   
 $I_{\text{biasn}} = 5 \text{ }\mu\text{A}$   
 $I_{\text{biasp}} = 0.5 \text{ }\mu\text{A}$   
 $I_{\text{bias4}} = 150 \text{ }\mu\text{A}$   
 $I_{\text{bias3}} = 200 \text{ }\mu\text{A}$   
 $V_{\text{reset}} = 500 \text{ mV}$   
 $V_{\text{sub}} = V_{\text{pwell}} = -1.2 \text{ V}$

- Standard
- Modified
- Modified with gap




Analog  
Pixel  
Test  
Structure






# APTS SF: process selection

- $^{55}\text{Fe}$  source measurements:
  - Standard process  $\rightarrow$  relevant charge sharing






**APTS SF**  
pitch: 15  $\mu\text{m}$   
split: 4  
 $I_{\text{reset}} = 100 \text{ pA}$   
 $I_{\text{biasn}} = 5 \text{ }\mu\text{A}$   
 $I_{\text{biasp}} = 0.5 \text{ }\mu\text{A}$   
 $I_{\text{bias4}} = 150 \text{ }\mu\text{A}$   
 $I_{\text{bias3}} = 200 \text{ }\mu\text{A}$   
 $V_{\text{reset}} = 500 \text{ mV}$   
 $V_{\text{sub}} = V_{\text{pwell}} = -1.2 \text{ V}$

- Standard
- Modified
- Modified with gap




**Analog Pixel Test Structure**




# APTS SF: process selection

- $^{55}\text{Fe}$  source measurements:
  - Standard process  $\rightarrow$  relevant charge sharing
  - Modified process  $\rightarrow$  complete depletion of the active layer, less charge sharing






**APTS SF**  
pitch: 15  $\mu\text{m}$   
split: 4  
 $I_{\text{reset}} = 100 \text{ pA}$   
 $I_{\text{biasn}} = 5 \text{ }\mu\text{A}$   
 $I_{\text{biasp}} = 0.5 \text{ }\mu\text{A}$   
 $I_{\text{bias4}} = 150 \text{ }\mu\text{A}$   
 $I_{\text{bias3}} = 200 \text{ }\mu\text{A}$   
 $V_{\text{reset}} = 500 \text{ mV}$   
 $V_{\text{sub}} = V_{\text{pwell}} = -1.2 \text{ V}$


- Standard
- Modified
- Modified with gap



**Analog Pixel Test Structure**




- $^{55}\text{Fe}$  source measurements:
  - Standard process  $\rightarrow$  relevant charge sharing
  - Modified process  $\rightarrow$  complete depletion of the active layer, less charge sharing
  - Modified with gap  $\rightarrow$  improved modified process, optimal charge collection






**APTS SF**  
 pitch: 15  $\mu\text{m}$   
 split: 4  
 $I_{\text{reset}} = 100 \text{ pA}$   
 $I_{\text{biasn}} = 5 \mu\text{A}$   
 $I_{\text{biasp}} = 0.5 \mu\text{A}$   
 $I_{\text{bias4}} = 150 \mu\text{A}$   
 $I_{\text{bias3}} = 200 \mu\text{A}$   
 $V_{\text{reset}} = 500 \text{ mV}$   
 $V_{\text{sub}} = V_{\text{pwell}} = -1.2 \text{ V}$



- Standard
- Modified
- Modified with gap




Analog Pixel Test Structure





- Non-Ionizing Energy Loss (NIEL) affects mainly the charge collection process
- $^{55}\text{Fe}$  source measurements at  $14^\circ\text{C}$ , pixel pitch  $15\mu\text{m}$



**APTS SF**  
pitch:  $15\mu\text{m}$   
type: modified with gap  
split: 4  
 $I_{\text{reset}} = 250\text{pA}$   
 $I_{\text{biasn}} = 5\mu\text{A}$   
 $I_{\text{biasp}} = 0.5\mu\text{A}$   
 $I_{\text{bias4}} = 150\mu\text{A}$   
 $I_{\text{bias3}} = 200\mu\text{A}$   
 $V_{\text{reset}} = 500\text{mV}$   
 $V_{\text{sub}} = V_{\text{pwell}} = -1.2\text{V}$   
 $T = 14^\circ\text{C}$





- Non-Ionizing Energy Loss (NIEL) affects mainly the charge collection process
- $^{55}\text{Fe}$  source measurements at  $14^\circ\text{C}$ , pixel pitch  $15\mu\text{m}$ 
  - Beyond the requirements for ITS3





**APTS SF**  
pitch:  $15\mu\text{m}$   
type: modified with gap  
split: 4  
 $I_{\text{reset}} = 250\text{ pA}$   
 $I_{\text{biasn}} = 5\mu\text{A}$   
 $I_{\text{biasp}} = 0.5\mu\text{A}$   
 $I_{\text{bias4}} = 150\mu\text{A}$   
 $I_{\text{bias3}} = 200\mu\text{A}$   
 $V_{\text{reset}} = 500\text{ mV}$   
 $V_{\text{sub}} = V_{\text{pwell}} = -1.2\text{ V}$   
 $T = 14^\circ\text{C}$

- Non-irradiated
- $10^{13}\text{ 1MeV } n_{\text{eq}}\text{cm}^{-2}$
- $10^{14}\text{ 1MeV } n_{\text{eq}}\text{cm}^{-2}$
- $10^{15}\text{ 1MeV } n_{\text{eq}}\text{cm}^{-2}$
- $2 \times 10^{15}\text{ 1MeV } n_{\text{eq}}\text{cm}^{-2}$
- $5 \times 10^{15}\text{ 1MeV } n_{\text{eq}}\text{cm}^{-2}$
- $10^{16}\text{ 1MeV } n_{\text{eq}}\text{cm}^{-2}$



- Non-Ionizing Energy Loss (NIEL) affects mainly the charge collection process
- $^{55}\text{Fe}$  source measurements at 14° C, pixel pitch 15 $\mu\text{m}$ 
  - Beyond the requirements for ITS3, still operational after  $10^{16}$  1MeV  $n_{\text{eq}}\text{cm}^{-2}$



- Non-Ionizing Energy Loss (NIEL) affects mainly the charge collection process
- Total Ionizing Dose (TID) radiation affects the in-pixel front-end → studied with DPTS





- In-beam measurements: **detection efficiency**









- In-beam measurements: detection efficiency
- Functional characterization: Fake Hit Rate (FHR)





- In-beam measurements: detection efficiency
- Functional characterization: Fake Hit Rate (FHR)





- In-beam measurements: detection efficiency
- Functional characterization: Fake Hit Rate (FHR)





- Efficiency higher than 99% in a wide range of thresholds





- Efficiency higher than 99% in a wide range of thresholds
- Efficiency of 99% up to  $10^{15}$  1MeV  $n_{eq} cm^{-2}$





- Efficiency higher than 99% in a wide range of thresholds
- Efficiency of 99% up to  $10^{15}$  1MeV  $n_{eq} cm^{-2}$
- Efficiency of 99% at ITS3 radiation level



- In-beam measurements





- In-beam measurements: **spatial resolution**









- In-beam measurements: spatial resolution and **average cluster size**





- In-beam measurements: spatial resolution and **average cluster size**



- In-beam measurements: spatial resolution and average cluster size
  - Spatial resolution better than the **binary resolution**




- In-beam measurements: spatial resolution and average cluster size
  - Spatial resolution better than the binary resolution
  - Not affected by the irradiation




# MIP energy loss


- Compatibility of MIP energy loss measurements between different MLR1 test structures (APTS SF, DPTS, CE65)




Analog Pixel Test Structure



Digital Pixel Test Structure



Circuit Exploratoire 65



**MLR1 comparison**  
 type: modified with gap split: 4  
 pitch: 15 μm

**APTS SF**  
 $V_{sub} = V_{pwell} = -2.4V$   
 $V_{reset} = 500mV$   
 $I_{reset} = 100pA$   
 $I_{biasn} = 5\mu A$   
 $I_{biasp} = 0.5\mu A$   
 $I_{bias4} = 150\mu A$   
 $I_{bias3} = 200\mu A$


**DPTS**  
 $V_{sub} = V_{pwell} = -2.4V$   
 $I_{reset} = 35pA$   
 $I_{bias} = 100nA$   
 $I_{biasn} = 10nA$   
 $I_{db} = 50nA$   
 $V_{casn} = 350mV$   
 $V_{casb} = 500mV$

**CE65 SF**  
 $V_{sub} = V_{pwell} = 0V$   
 $V_{reset} = 3.3V$   
 $V_{offset} = 0.4V$   
 $I_{mat} = 5mA$   
 $I_{col} = 100\mu A$   
 $I_{nmos} = 1\mu A$


# DPTS: X-ray fluorescence

- Fluorescence photons from Sn target

X-ray beam





Digital  
Pixel  
Test  
Structure



# DPTS: X-ray fluorescence






- Fluorescence photons from Sn target







# DPTS: X-ray fluorescence

- Fluorescence photons from Sn target









- Fluorescence photons from Sn target




# DPTS: X-ray fluorescence







- Fluorescence photons from Sn target
- Energy calibration of the response








- Fluorescence photons from Sn target
- Energy calibration of the response up to **28.8 keV**






- Fluorescence photons from Sn target
- Energy calibration of the response up to **28.8 keV**
- Demonstrated **linearity** of the response



# Large-area MAPS


# Large-area MAPS: stitching




**MLR1: Multiple Layer Reticle 1, small prototypes**

**ER1: Engineering Run 1, first large-area sensor**

- April 2023 - received first **stitched sensors**:
  - Repeated identical but functionally independent units, with in-silicon interconnections and peripheral structures along the outer edges of the resulting large-area chip




# Large-area MAPS: stitching




**MLR1: Multiple Layer Reticle 1, small prototypes**

**ER1: Engineering Run 1, first large-area sensor**

- April 2023 - received first **stitched sensors**:
  - **Repeated** identical but functionally independent **units**, with in-silicon interconnections and peripheral structures along the outer edges of the resulting large-area chip




# Large-area MAPS: stitching



**MLR1: Multiple Layer Reticle 1, small prototypes**


**ER1: Engineering Run 1, first large-area sensor**

- April 2023 - received first **stitched sensors**:
  - Repeated identical but functionally independent units, with in-silicon interconnections and peripheral structures along the outer edges of the resulting large-area chip






# Large-area MAPS: stitching




**MLR1: Multiple Layer Reticle 1, small prototypes**

**ER1: Engineering Run 1, first large-area sensor**

- April 2023 - received first **stitched sensors**:
  - Repeated identical but functionally independent units, with in-silicon interconnections and peripheral structures along the outer edges of the resulting large-area chip




# Large-area MAPS: stitching



**MLR1: Multiple Layer Reticle 1, small prototypes**

**ER1: Engineering Run 1, first large-area sensor**



- April 2023 - received first **stitched sensors**:
  - Repeated identical but functionally independent units, with in-silicon interconnections and peripheral structures along the outer edges of the resulting large-area chip





ER1: **MO**nolithic **Stitched** Sensor, MOSS:



- $25.9 \times 1.4 \text{ cm}^2$





ER1: **MO**nolithic **Stitched** Sensor, MOSS:



- $25.9 \times 1.4 \text{ cm}^2$
- 10 **Repeated Sensor Units** (RSU)





ER1: **MO**nolithic **Stitched** Sensor, MOSS:



- $25.9 \times 1.4 \text{ cm}^2$
- 10 **Repeated Sensor Units** (RSU)
  - 2 Half Units (HU) with 4 **regions** (each with different electronic)





ER1: **MO**nolithic **Stitched** Sensor, MOSS:



- $25.9 \times 1.4 \text{ cm}^2$
- 10 **Repeated Sensor Units** (RSU)
  - 2 Half Units (HU) with 4 regions (each with different electronic)







ER1: **MO**nolithic **Stitched** Sensor, MOSS:


- $25.9 \times 1.4 \text{ cm}^2$
- 10 **Repeated Sensor Units** (RSU)
  - 2 Half Units (HU) with 4 regions (each with different electronic)





- Testbeam @ CERN PS











- Testbeam @ CERN PS: hitmaps





- Testbeam @ CERN PS: hitmaps and correlations





- An **innovative vertex tracker** will be installed in 2026 for the ALICE Experiment. It will be made of large-area, flexible, bent **MAPS detectors**.
- The activities towards ITS3 are going on as scheduled:
  - The **65 nm CMOS process has been validated**
  - The **radiation hardness** for both **TID** and **NIEL** (up to the expected level for the ITS3 of 10 kGy and  $10^{13}$  1 MeV  $n_{eq}$   $cm^{-2}$ ) was verified for the first test structures
  - An **excellent response** to X-rays in terms of energetic resolution was obtained
  - First tests on **stitched sensor** are ongoing
- The **ITS3** technology will be the **starting point** for the development of the new tracker for the future experiment **ALICE3**, proposed for run 5 and 6 of LHC





# Backup

- DPTS performance with a TID radiation level above the ITS3 limit (10 kGy):
  - Efficiency of 99% at 500 kGy TID without annealing
  - Efficiency of 99% at 5 MGy TID after 2 months




# DPTS: power consumption

- ITS3 power consumption requirement:  $\leq 40 \text{ mW/cm}^2$
- Lowest possible setting:  $I_{bias} = 20 \text{ nA} \rightarrow \text{power consumption} = 10 \text{ mW/cm}^2$



**DPTSOW22B7**  
 wafer: 22  
 chip: 7  
 version: 0  
 split: 4 (opt.)  
 $V_{pwell} = V_{sub} = -1.2 \text{ V}$   
 Biasing parameters  
 optimised individually  
 for each  $I_{bias}$  setting.  
 $T = 20^\circ \text{C}$

# MOSS test system





# Bent ITS3 prototypes

