# Ideas for further upgrades of the CMS Inner Tracker

Duccio Abbaneo

on behalf of the CMS Tracker group



### Disclaimer

There is no agreed plan for a further upgrade of the Inner Tracker
 Not even within the Tracker group

Will report some of the ideas being considered

- Focus on requirements and constraints
- Touch on some general concepts being explored
- Will not discuss implementation options/details

### **Motivations**

Some parts of the Inner Tracker will not survive the entire HL-LHC program



> New technologies are becoming available (notably) for ASICs and data links

- Limited opportunities for real applications on the horizon
- A further upgrade of the Inner Tracker may give an opportunity for an application of the ongoing developments, adding value to the HL-LHC program

#### **Possible timeline**





Hardware commissioning/magnet training

**Reasonable target for a phase-3 IT upgrade?** 

Somewhat less than <sup>1</sup>/<sub>2</sub>-way of the HL-LHC program in terms of expected luminosity The target date may change if the HL-LHC program changes

### **Possible scope**

#### > Improve the performance of the tracking near the IP

#### Re-build inner regions with more advanced technologies

- $\circ$  Improve d<sub>0</sub> and z<sub>0</sub> resolution
- Enhance pileup mitigation and b-tagging ("core business" of the Inner Tracker)

#### > Extend coverage of timing information in CMS from present $\eta \approx 3$ up to $\eta \approx 4$

✤ Introduce one or two "timing disks" in the forward





### How to improve the inner regions

#### > Smaller pixels?

**Strawman layout: same concept as in phase-2, scaled down in size by ×0.6** 





#### **Performance improvement**

Input: hit resolution scaled down by a factor 0.6

Small pixels
 Standard pixels



- ✤ Improvement of ~5% in d₀ and z₀ resolution integrated above 0.9 GeV
- Basically no improvement below 1 GeV

Improvement from 0 to 10% between 1 GeV and 10 GeV

#### **Performance improvement**

#### Input: hit resolution scaled down by a factor 0.6

Small pixels
 Standard pixels



- ✤ Improvement of ~5% in d₀ and z₀ resolution integrated above 0.9 GeV
- Basically no improvement below 1 GeV

Improvement from 0 to 10% between 1 GeV and 10 GeV

### **Performance improvement**

Compare better hit resolution (× 0.6) with variation of material budget (± 15%)



- ✤ An increase in material budget can easily outweight any benefit from improved hit resolution
- Reduction of material can be more beneficial than use of smaller pixels
  - In most of the  $\eta$  range and except for very high  $p_T$
- Emphasis must be on material reduction

#### **Development guidelines for inner regions**

- Material budget is substantially driven by power budget
  Power distribution, cooling distribution, cooling contacts
- Reducing the power budget is a primary goal for the inner regions
- Use of 3D sensors is a must (at least for TBPX layer 1)
  The use of planar sensors would aggravate the cooling requirements
- Granularity and functionality of the phase-2 detector is the good starting point
  Enhancements can be considered only if they do not aggravate the power budget
  Possible increase in granularity is in any case limited by the use of 3D sensors
- > More aggressive low-mass system design is needed to improve performance

# Timing disks – sensors technology

- Ideal goal: implement timing precision within same power budget and without degrading the hit resolution
- Exploit lower occupancy using resistive LGAD sensors
  Ongoing R&D
- ➢ Required rad tolerance 3÷4×10<sup>15</sup> 1 MeV n<sub>eq</sub> at the lower edge
- > Possible cell size 100×100  $\mu$ m<sup>2</sup>
  - Channel density reduced by a factor of 4 wrt phase-2 detector
  - **\*** Expected hit resolution ~ 5  $\mu$ m
    - Significantly better than the phase-2 detector
  - ✤ Expected occupancy of 5×10<sup>-3</sup> at the lower edge
    - If, e.g., the signal is contained in 2×2 cells
    - Other (better?) geometries under study



# **Timing precision**

- > If resistive LGAD can be used and the target performance is achieved:
  - Phase-2 tracking layers can be replaced with tracking+timing layers with no drawbacks
  - Replacing two disks is straightforward
  - **\*** Target timing precision on tracks (~ 30 ps) achieved with ~ 50 ps precision on hits

- If a different sensor technology has to be used (e.g. trench-isolated LGAD):
  - Hit resolution does not profit from charge sharing
  - ✤ Increase granularity to mitigate degradation of hit resolution
    - Trade off with power budget
      - Power budget of phase-2 detector can be exceeded for the timing disks, but not by a large factor
  - **\*** Depending on achievable granularity and power, replacement of one disk only may be preferable
    - Aggravates requirement on timing precision  $\rightarrow$  feeds back into power density

More complex optimization of granularity vs timing precision vs power density vs number of timing layers

## **Timing precision**

- If resistive LGAD can be used and the target performance is achieved:
  - Phase-2 tracking layers can be replaced with tracking+timing layers with no drawbacks
  - Replacing two disks is straightforward
  - **\*** Target timing precision on tracks (~ 30 ps) achieved with ~ 50 ps precision on hits



#### First look at chip requirements

#### **Inner regions**

Pixel size 25 × 100  $\mu$ m<sup>2</sup>

**Detection threshold**  $\ll$  **900 e**<sup>-</sup>

Power density  $\ll$  0.6 W/cm<sup>2</sup>

#### **Timing disks**

Pixel size 100 × 100  $\mu$ m²Timing resolution < 50 ps</td>Power density  $\leq 0.6$  W/cm²

Chip size (h × w) (16.8 × ~ 21.6) mm<sup>2</sup> Output bandwidth ≲ 5 Gbps Serial powering infrastructure Trigger and latency as in phase-2 Interface to silicon photonics link

Can be configured as a single project - or even a single chip with two options for the front-end part The requirements seem to be plausible **for a development in 28 nm** 



#### **Submit final chips**

Focus initially on TBPX staves (24 staves in L1, 48 staves in L2)

#### Cooling distribution and cooling contact embeeded in mechanical structures

Build-up of the cold plate of the ALICE ITS stave Operated with leakless water cooling



R&D to adapt to high-pressure CO<sub>2</sub> operation Thick kapton tubes (bad thermally) Steel tubes (bad for mass)

Titanium is maybe the right choice?







Focus initially on TBPX staves (24 staves in L1, 48 staves in L2)

> Integrated design of stave electronics

Cold plate with embedded pipes



19

- Focus initially on TBPX staves (24 staves in L1, 48 staves in L2)
- Integrated design of stave electronics



Focus initially on TBPX staves (24 staves in L1, 48 staves in L2)

#### Integrated design of stave electronics

All-in-one flex (Alu + Cu) wirebonded to the readout chips



- Focus initially on TBPX staves (24 staves in L1, 48 staves in L2)
- Integrated design of stave electronics



#### End-of-stave concentrator chip and photonics link



No on-stave connectors Minimal thermal interfaces Reduce e-links length from 2 m to ~ 20 cm Remove portcards from service cylinder

50G of data: reasonable use of photonics link

Potential for large mass saving

**Challenging 10-chip assembly** 

# Thanks for your attention

Questions?