



# Status and Perspectives of the Real-Time Control of VIRGO Gravitational Waves Detector

Alberto Gennai

on behalf of the VIRGO Collaboration



RICAP 2024 – Rome International Conference on AstroParticle Physics 23–27 Sept 2024

# Abstract


- The Advanced VIRGO detector is currently taking data during the second part of the fourth observation run called O4b, which began last April and is scheduled to finish in spring 2025.
- VIRGO uses a custom complex real-time control system consisting of 135 multicore DSP processors and more than 1,000 channels of high-resolution analog inputs and outputs.
- In this talk we summarize the main requirements with associated technical choices focusing mainly on electronic hardware, entirely designed and produced by INFN. We also presents our plans for upcoming upgrades targeting next VIRGO observation run O5 and that will also lead to the conceptual design of the control system for the third-generation ground based detector Einstein Telescope.

- VIRGO is a large interferometer located near Pisa in Tuscany, designed and built by a collaboration between the French CNRS and the Italian INFN.
- Today, there are more than 1000 Members in the Virgo Collaboration, representing more than 100 Institutions from several countries.




# Optical Layout

- VIRGO interferometer
- The two arms are Fabry Perot cavities 3km long
- Makes use of Power Recycling technique to increase the total circulating power
- Signal Recycling was recently introduced, before the start of running data taking (O4b)






# Seismic Noise

- Ground displacement is the largest noise source.
- Different sources:
  - Tidal strain (about 200  $\mu\text{m}$  peak-to-peak between input and end mirrors)
  - Earthquakes
  - Seismic noise
    - Microseism: dominant between 0.1 and 1 Hz mainly due to sea waves
    - Anthropogenic:
      - between 1 and 5-10 Hz, due to heavy vehicles traveling along near roads and bridges
      - Between 10 and 40 Hz, due to onsite 'traffic'.




# Seismic Isolation



# Control System


- All the elements of the interferometer are suspended from chains of pendulums. The spectral displacement above the frequencies of the main modes of the chains is effectively reduced.
- The displacement at the resonance frequencies is amplified, and since we want systems with low thermal noise, the quality factors are always very high. Moreover, the relative displacement between the various elements must be kept within the dynamic range of the readout system.
- To operate the interferometer, it is therefore necessary to use a complex control system that aims to reduce the residual displacement of the mirrors at the system's resonant modes and ensure precise control of the mirrors' position.

# Disciplines Impacting Hard Real Time Systems Design







# The Global Picture



# Control System Breakdown




# UDSPT Board




- 8 core DSP TMS3206678
- 6ch ADC (24bit, 3.84MSPS)
- 6ch DAC (24bit 320 kSPS)
- Analog Front End electronics
- Timing and DAQ interfaces

# ADC-DSP-DAC Transfer Function

- The total time delay introduced by our control system can be measured evaluating the transfer function. We inject white noise into one ADC channel and we propagate the signal to a DAC channel.




# VIRGO Pisa - ADC Noise



- Most of local sensors have a 50 kHz modulated output to minimize flicker noise contribution.


# VIRGO Pisa - DAC Noise



- Only DC actuation  
→ need to deal with flicker noise

# Digital Signals Path

- Boards in each LCU are connected via point-to-point 20 Gbps links
- Boards can communicate with other LCUs via dedicated point-to-point optical link (1 Gb) and with external world via Gb Ethernet
- Boards synchronization is provided by connection to VIRGO timing distribution



# Deployment

- 20 Crates equipped with a total number of 134 boards are in operation since 2015. Data exchange rate between boards is more than 4 Gbyte/sec (corresponding to about 8'000 simultaneous HD movies). Total number of DSP instructions is about 300'000'000'000 per second






# ScNE LCU Tasks List

<i>Task Name</i>	<i>Activation Freq (kHz)</i>	<i>Max exec time (ns)</i>	<i>Max Exec Time %</i>	<i>System Poles</i>	<i>MFLOPS (DP)</i>	<i>MFLOPS ADC decim.</i>	<i>MFLOPS Probes decim.</i>	
<i>NE_LN</i>	40	3181	13%	29	19.96	23.04	0	
<i>NE_Mar_LN</i>	40	5219	21%	85	40.52	23.04	0	
<i>NE_PSDf</i>	40	3699	15%	0	15.6	23.04	80.64	
<i>NE_PSDi</i>	40	3313	13%	136	22.72	23.04	0	
<i>NE_PSDm</i>	40	637	3%	0	2.76	23.04	0	
<i>NE_PSDt</i>	40	608	2%	0	2.68	23.04	0	
<i>NE_F7_CD</i>	40	1929	8%	21	11	23.04	0	
<i>NE_F7_LVDT</i>	40	699	3%	0	1.88	23.04	0	
<i>NE_F7_LVDT_Demod</i>	320	1865	60%	66	134.4	0	0	<b>Total MFLOPS</b>
					<b>251.52</b>	<b>184.32</b>	<b>80.64</b>	<b>516.48</b>

- 9 user tasks are running. Activation frequency is 40 kHz for all of them except for the last one activated 320'000 times per second. Execution is parallel: each task runs on a dedicated DSP core.
- 24 system task are running simultaneously to user tasks (ADC decimation, DAC inputs interpolation, Data Acquisition signals pre-processing, communication, ...)

# DSP Cores

- Each DSP core, excluding C#0, runs a single task activated at a fixed frequency lower or equal to 320 kHz
- Communication is memory mapped using a 2 stages FIFO (ping-pong table)
- 5 out of the 8 cores available are user programmable




# DSP Code

```
1 #include <asm/header.net>
2 NETLIST {
3
4 START {
5     SAMPLING_FREQ = 10000;
6     OVER_SAMPLING = 1;
7     USE_ADC = 1;
8     DOWN_SAMPLING = 1;
9     W_COEFF = internal;
10    SOURCE = parent;
11    DOL_ADDR = f94c0000;
12    GRD_ADDR = Guard4_to_Core0;
13    DICT_NAME = Sc_NI;
14    KEEP_VALUES = no;
15    DECAY_TIME = 0x00000000;
16
17    TOLM_OUT_N = 1;
18    TOLM_OUT = {
19        {
20            PAGE = 0x00000000;
21            NAME = PRB;
22            ROUTING = 0xf94c0000;
23            TOLM = TOLM1;
24        }
25    }
26 }
27
28 ASM_START {
29
30 DAC_SETUP {
31     NDAC = 6;
32     OUT = ($DAC_0xf8, $DAC_0xf9, $DAC_0xfa, $DAC_0xfb,
33           $DAC_0xfc, $DAC_0xfd);
34 }
35
36 ASM_CONTINUE {
37
38 CALL {
39     NAME = NI_F7_LVDT_Demod.hrd;
40     COMM = " ";
41     NINP = 0;
42     NOUT = 9;
43     OUT = (lvdt1, lvdt2, lvdt3, vlvdt1, vlvdt2, vlvdt3, ratio_11, ratio_12,
44           ratio_13);
45 }
```

```
1 .tab 6
2 DAQ_header1 .equ 00055045h
3 DAQ_header2 .equ 00055046h
4 DMA7_chain .equ 000517e8h
5 tolm_in_dpm_buffer .equ 14831a00h
6 tolm_in_ser_buffer .equ 14831c00h
7 tolm_in_glb_buffer .equ 14831800h
8 tolm1_out_buffer .equ 00058300h
9 tolm2_out_buffer .equ 00058700h
10 Guard1_to_Core0 .equ 1087f000h
11 Guard4_to_Core0 .equ 1483c400h
12
13 .sect .textasm ; program section
14 SP .set b15
15
16 .global dsp_irq
17 .global i_list
18 .global c_list
19 .global w_list
20 .global noise_table
21 .global cosine_table
22 .global input_list
23 .global output_list
24 .global Guard4_to_Core0
25 dsp_irq:
26 .asmfunc
27
28 mvc CSR, B2 ; save old interrupt status
29 add -8, SP, SP
30 DINT
31 stdw A11:A10, *SP--[1] ; disable interrupts
32 stdw A13:A12, *SP--[1] ; a10 = call_in
33 stdw A15:A14, *SP--[1] ; a12 = tolm_out_address
34 stdw B11:B10, *SP--[1] ; b10 = call_out
35 stdw B13:B12, *SP--[1] ; b12 = tolm_in_address
36 stdw B9:B8, *SP--[1] ; b8 = From_Slot buffer address
37 stdw B3:B2, *SP--[1]
38 stw A8, *SP--[1] ; save To_Slot buffer address
39 stw B6, *SP--[1] ; save signals buffer address
40 stw A6, *SP--[1] ; save probe buffer address
41 stw B4, *SP--[1] ; save DAC address
```

- From a source code written in a simple object-oriented language we generate asm code for the cross-compiler that produces DSP binary code


# RCS – KATANE (AdV+ Phase II)



- MTCA.4
- DSP processor with additional 4 ARM cores-
- Board-to-board communication via RapidIO
- Processor-data converters communication via PCIe
- INFN Bologna and Perugia contribution

# RCS - ZANCLE

- Future upgrades of our control system: Virgo\_nEXT, Einstein Telescope



- We are starting from existing VIRGO system and evolve gradually towards future architecture where presumably A.I. will play a key role.
- DSP+FPGA architecture would evolve in GPU+FPGA architecture but we are still far in terms of Real-Time performances. Key focusing is in high resolution converters and in lower low-frequency noise in general.
- Whatever solution, software will play a major role.
- For initial ET a mixed approach could be the best choice.



THANK YOU