

# CLEOPATRA Review

## Haspide WP2


**Lorenzo Piccolo**

23/03/2023

# Table of Contents

- 1 Channels
- 2 Biasing
- 3 Controllo Digitale
- 4 Simulazioni
- 5 Integrazione
- 6 Prossimi passi e Modifiche






- 3 versioni del CSA.
- 1 solo discriminatore (!) (vedremo dopo).




# Opamp with active feed-forward current compensation (ZC)




- Two stages.
- Output stage with split bias current to increase gain.
- ZC amplifier to compensate feedforward current and increase phase margin.
- Power  $\rightarrow 97 \mu\text{W}$ .



# Telescopic Cascode Amplifier with Split Bias Current




# Two stage Opamp class AB (G)



- Two stages.
- Output stage cascoded.
- Lower gain higher band-width.
- Power → 30  $\mu$ W.



# Two stage Opamp class AB with Gain Boosting (GB)



- Two stages.
- Output stage cascoded.
- Gain Boosting  $\rightarrow$  increases gain decreases band width
- Power  $\rightarrow 90 \mu W$ .



# Bode diagram Comparison




Figure: solid gain, dotted phase ZC G GB





# BW and Phase Margin versus $C_c$





Figure: ZC G GB



cap	nob	lsb	min	max
		fF	fF	fF
$C_c$	4	4	0	60
$C_f$	3	20	0	140
$C_q$	3	20	0	140



# Operation Example





# Simulated performance of ZC

Simulated Output Frequency

Name


fteo  
fout




- Area  $\rightarrow 112 \mu\text{m} \times 64 \mu\text{m}$ .
- M1 guard ring, Mpari verticali, Mdispari orizzontali.
- Interconnessioni per accostamento N-S (tensioni esterne).
- Power in griglia M7-M8,  $8 \mu\text{m} \times 8 \mu\text{m}$ , grid  $16 \times 16$ .
- Inuput a sinistra M5.
- Destra: output M5, bias "privati" M5, controllo digitali (solo input) M3.




# Layout of ZC



# Layout of G




# Layout of GB






# Channel's Interface





# Power Grid



# Table of Contents

- 1 Channels
- 2 Biasing
- 3 Controllo Digitale
- 4 Simulazioni
- 5 Integrazione
- 6 Prossimi passi e Modifiche







- Usati per creare  $v_{bias}$  e  $v_{cas}$ .
- Entrambe le configurazioni migliorano l'accuratezza.
- Wide swing usato quando necessario.




# Biasing per ZC





- (Questo e' quello di timespot): ci sono differenze (no-mult).






# Iref Copy












# Bias connections



# Voltage connections



# Power grid



# Table of Contents

- 1 Channels
- 2 Biasing
- 3 Controllo Digitale**
- 4 Simulazioni
- 5 Integrazione
- 6 Prossimi passi e Modifiche



- RTL da terminare.
- Controllo con interfaccia seriale già testata per scrivere i registri.
- Controllo del canale.
- Output con shift register: in idle parola di idle, dopo segnale di LATCH vengono salvate le uscite dei canali e trasmesse con header.




nome	blocco	funzione	width	formato	N reg 12 bit	formato	direzione	moltiplicatore	indirizzo start	indirizzo end
b_CC	canale Analogico	cap compensazione in frequenza	3-0	dec	1	b_CC,b_CF,bCQ,UU	W	12	000 0100	000 1111
b_CF		cap di feedback	2-0	dec						
b_CQ		cap di iniezione	2-0	dec						
EN_a1	periferia Analogica	corrente stadio 1 (zc)	1-0	term	1	EN_a1,EN_a2,EN_a22,UUUUU	W	1	001 0000	001 0000
EN_a21		corrente stadio 2 ramo 1 (zc)	1-0	term						
EN_a22		corrente stadio 2 ramo 2 (zc)	2-0	term						
EN_zc		corrente totale stadio zc (zc)	7-0	term						
EN_zc2		corrente stadio zc ramo 2 (zc)	3-0	term						
TARST	TEORCE	durata reset analogico in numero di periodi	11-0	dec	1	TARST	W	12?	001 0010	001 1101
		durata impulsi di carica per forzare il canale In numero di periodi	11-0	dec	1	TEORCE	W	12?	001 1110	010 1001
COUNT	canale Digitale ?	conteggi in uscita?	31-0	dec	3	COUNT[31-20]	R	12	010 1010	011 0101
						COUNT[19-8]	R	12	011 0110	100 0001
						COUNT[7-0],UUUU	R	12	100 0010	100 1101
chEN[11-0]		enable del conteggio	11-0	bin	12	chEN[11-0]	W	1	100 1110	100 1110
chRST[11-0]		reset del singolo canale	11-0	bin	12	chRST[11-0]	W	1	100 1111	100 1111

- Molti possono essere messi in comune.
- L'output e' fatto con il meccanismo di cui sopra.



# Controllo che ho usato nelle mixed signal



## Segnali:

- CLK clock
- RST reset digitale del canale
- DISC\_OUT: output del discriminatore
- P impulso per iniezione
- SEL, nSEL: selezionano il fronte da mandare al CSA (SEL=1)
- ARST: reset analogico (chiusura ad anello del CSA)
- COUNT: output (32 bit)
- DPOL: setta la polarita' del discriminatore (1: transizione 0 → 1)
- QPOL: setta la polarita' di P (0 : transizione 1 → 0)
- TFORCE, TARST: programmano la durata in multipli del clock delle forzatura e reset analogici


Programmazione: ogni volta che viene resettato il canale vengono letti dei registri esterni per settare i parametri. L'idea e' di avere il reset del canale in or con il global reset, in modo tale che all'accensione si leggano i default dei canali. Resettando il singolo canale si salvano i valori

Procedura: dopo il reset, si settano i parametri, poi si resetta l'analogico (opzionale), poi si forza il canale (opzionale), dopodiche' il canale e' attivo.





# FSM del controllo



● scusate per questo schema analogico.



# Table of Contents


- 1 Channels
- 2 Biasing
- 3 Controllo Digitale
- 4 Simulazioni**
- 5 Integrazione
- 6 Prossimi passi e Modifiche



- Il sistema e' testato e funzionante, ma necessita' di simulazione piu' sistematiche (lunghe):
- Montecarlo di sistema(sigh).
- Esplorazione range basse correnti.
- Esplorazione configurazioni (non tutte: spazio delle configurazioni enorme).
- Estrarre performance verso corrente, capacita'.
- Vero Mixed signal.
- Le farei ad Aprile: devo trovare un set di casistiche limite rilevanti.




# Simulazione tipica




- lin 500n, clk 640M, fteo 1.143M, ferr 0.4%(con sistematico), fnoise < 30G, Cin 3+10p (testato anche 30+50), Cprog al massimo.



# Dettaglio discriminatore



# Forzatura in carica



# Table of Contents

- 1 Channels
- 2 Biasing
- 3 Controllo Digitale
- 4 Simulazioni
- 5 Integrazione**
- 6 Prossimi passi e Modifiche





- Analogica → manca il power.
- Digitale → da ultimare i blocchi.
- Padframe → completo? Staggered? Da presentare a Barbara e Flori.  
Manca il seelring... (!)
- Utilizzati pad radtol (sofics).








# Esempio con PAD analogici




- Alimentazioni analogiche "NO-RAIL" → non serve interrompere padframe.



# Floorplan



# Pitch tra i PAD




- pre-shrink: P 88  $\mu\text{m}$ , W 56  $\mu\text{m}$ , S 32  $\mu\text{m}$ .
- Silicio: P 79.2  $\mu\text{m}$ , W 50.04  $\mu\text{m}$ , S 28.8  $\mu\text{m}$ .






# I PAD sporgono



- di 6.675u
- e manca il seal-ring.




- solo correnti di input.




- Tutto il digitale e' qui ed e' differenziale.
- Al centro alimentazioni digitali.
- Centrali segnali critici/veloci/attivi (CLK,DOUT).





- analog PWR-GND , tensioni esterne, VDDIO, digital PWR-GND



- analog PWR-GND , correnti di bias, GNDIO, digital PWR-GND





# Table of Contents


- 1 Channels
- 2 Biasing
- 3 Controllo Digitale
- 4 Simulazioni
- 5 Integrazione
- 6 Prossimi passi e Modifiche**




- Aggiungere Decap su PWR-GND e tensioni.
- Stringere il PAD frame per seal-ring (pitch invariato)
- PAD staggered? da chiedere.
- Terminare un RTL totale.
- Integrare pwr e clock!.
- simulazione mista.
- verificare



# Modifca: Aggiungere un discriminatore





Dove?



- Sotto a quello esistente (che si sposta in alto).




# Come lo connetto?



- Mi serve una nuova  $V_{th}$  (sigh).
- Sposto le vare  $V_{ext}$  a M7 (sigh sigh).
- Sposto la griglia da M7-M8 a M8-M9 (sigh sigh sigh).



# Con che PAD?



- Condivido una cella di bias per G e GB (sono identiche).
- mi si libera un PAD a lato S.

