



Firmware development for the electronics of the mu2e tracker

Ian Biagioni Final review

21 September 2016

Supervisor: Vadim Rusu



Tracker electronics

AMB:

- connection for preamps
- transmission lines for data, calibration, control, HV, LV



DMB:

 connection between AMB and DRAC



DRAC

3 FPGAs M2S150T-FC1152:

- Two digitizer
 - digitize signals coming from AMB
- ROC (ReadOut Controller)
 - collecting and organizing data from digitizer



SMARTFUSION[®]2



SerDes

- Permit to use one pin for channel
- High speed communication
- 8b/10b encoding





Project flow

- Get used to Microsemi systems
- Project systems
 - VHDL
 - block programming
- Write software for embedded processor







SoftConsole



SerDes implementation

- Custom communication protocol
- 8b/10b encoding
- 5 Gbit/s datarate
- Simulated in loopback configuration



🛟 Fermilab

SerDes implementation

Wave - Default		-10 - 21 									
*	Msgs										
/bbbbb/NSYSRESET 1											
/bbbbb/p 1				님님	! 님			님 님		닉님빎	상 님방는
/bbbbb/myclk 1		sim:	/bbbbb/p	0 @ 2024@	933878 fs						
/bbbbb/sysclk_period 80	000000 fs	8000000 1	_								
/bbbbb/SYSCLK 1											
8! ■↓↓ /bbbbb/prova_serdes_0/S	55D5	(8CBB2		(84DD3		(8D3B4		(855D5		(859D6	
/bbbbb/prova_serdes_0/S 1											
/bbbbb/prova_serdes_0/S 0			<u>nn</u> t			, nn f				U U L	
/bbbbb/prova_serdes_0/5 1											
/bbbbb/prova_serdes_0/5 1	7818	20CE1	EA2A1		104269		107919		1 CBB 29		400.29
/bbbbb/prova_serdes_0/s 0		59CE1	, EASAI		, DA300		101010		<u> (CDD 20</u>		<u>, -10036</u>
/bbbbb/prova_serdes_0/S 1											
/bbbbb/prova_serdes_0/S 1											
/bbbbb/prova_serdes_0/S 1									٦		
🖕 /bbbbb/prova_serdes_0/S 1											
/bbbbb/prova_serdes_0/S 1											
/bbbbb/prova_serdes_0/S 0		# "2#								U U L	
/bbbbb/prova_serdes_0/5 1				니니	뜨 미						
/bbbbb/prova_serdes_0/g 1		┿┛──┼									
/bbbbb/prova_serdes_0/g Ff	BFB	ΎF8F8		Í F9F9		FAFA) FBFB		I FCFC	
/bbbbb/prova_serdes_0/g 0		0		<u></u>		<u></u>		<u></u>		<u>,, ,, , , , , , , , , , , , , , , , , </u>	
	No Data-										
📻 👍 /bbbbb/prova_serdes_0/d 🕂	No Data-										-
A Now	21400 ns	20250 ns 2026 <mark>0</mark> ns									
Cursor 1	20260.2301 ns	20260.2301 ns									

UART comunication



- Software development for serial comunication





System implementation

- Logic to write data from SerDes to SRAM
- Read data from SRAM using UART



🚰 Fermilab

System implementation

Test on SF2-STARTER-KIT-ES-2 (M2S050T)

Errors in the design:

- SerDes configuration and initialization
- APB bus
- Timing violations

Missing logic:

- Refresh SRAM memory
- Check data validity



System implementation



🛟 Fermilab

System porting

M2S150T bigger footprint than M2S050T

New project costraints and new design for clocks structure

Problems with buses

New design for resets, buses and configuration logic

System upgrade

Upgrading from 1 lane to 4 lanes per SerDes block

Timing problem with SRAM

More complex system, need to simplify some parts

New design for SRAM control and other changes on clocks structure



DRAC tests

Different projects for ROC, HV and CAL:

- ROC needs 2 SerDes blocks and logic to power up the board
- HV and CAL need 1 SerDes block each

Tests comunications between different FPGAs:

- ROC-HV and ROC-CAL, separately and simultaneously

🛟 Fermilab



Errors in protocol implementation led to unexpected behaviour:

- Data pattern correction to achieve the right syncronization between transmitter and receiver



Problems

Couldn't solve timing violations when implementing 2 SerDes on ROC

Using PLL inside FPGA to get 100 MHz clock for SerDes communication. SerDes clock on DRAC is 156.25 MHz



First Solution

Send data without 8b/10b encoding:

- Can use DRAC clock, 16 bit at 156.25 MHz for 2.5 Gb/s datarate per lane
- Less logic, no more timing problems on ROC

Problems to be solved:

- Errors in packet recognition, bit shifted in received data



First Solution on ROC



Second Solution

In previous projects communication is bidirectional but no need to send data from ROC to HV or CAL. Use unidirectional communication:

- Needs less logic, can mantain 8b/10b encoding
- 8b/10b don't have data shift problem

Cons:

- Need to use 100 MHz clock generated inside FPGA, 1.6 Gb/s true datarate

🛟 Fermilab

Implementation on final system

- Need to interface a FIFO with the SerDes

- Need to send FIFO status with the data



Thank you

