

A Digital Hadronic Calorimeter with a new readout generation



CIEMAT,IHEP,IPNL,LAL,LAPP,LLR

I. Laktineh
IPN-Lyon

OUTLINE

- Motivation for ILC-like DHCAL
- Detectors
- 4-chip project
- 1 m² project
- Perspectives

Motivations

Analog and Digital HCal studies are followed within the **CALICE** collaboration in order to choose the best hcal for future ILC experiments.


Why the digital solution?

Going from analog readout to 1:2-bit readout electronics:

- One can increase detector **granularity** and hence **PFA** performance while reducing cost.
- **Cheap**, **robust** detectors suitable for the digital version exist and are very attractive: GRPC, μ MEGAS, GEM...


Does the digital option mean energy measurement degradation?

Edep



Analog


Nhits




Digital-1bit

Simulation
calice

π^+ 5GeV



$\sigma/\text{mean} \sim 19\%$
Gaussian



- 1-bit digital solution is better at low energy
- Analog solution is favored at high energy due to high number of particles in the central region.

But what about the readout with 2 bits solution?


The study of KEK group for the GLD HCAL using :
2-bit, 3 thresholds (.5, 10, 100 MIPs) associated to
 $1 \times 1 \text{ cm}^2$ tile size shows :

Similar energy resolution with respect to the
analog readout version for single particle at HE

Comparison of Energy Resolutions

$$\frac{\sigma}{E} = \sqrt{\frac{\sigma_{stochastic}^2}{E} + \sigma_{constant}^2}$$

- Analog : $\sigma_{sto} = 48.9 \pm 0.6 \%$
 $\sigma_{con} = 5.0 \pm 0.2\%$
- Digital : $\sigma_{sto} = 37.0 \pm 0.9\%$
 $\sigma_{con} = 13.8 \pm 0.2\%$
- Semi : $\sigma_{sto} = 45.1 \pm 0.6\%$
 $\sigma_{con} = 6.8 \pm 0.1\%$
- Real data (analog) :
 $\sigma_{sto} = 46.7 \pm 0.6\%$
 $\sigma_{con} = 0.9 \pm 0.9\%$
 NIM A 487 (2002) 291



courtesy H.Matsunaga

- 1-bit digital solution is better at low energy
- Analog solution is favored at high energy due to number of particles in the central region.

But what about the 2-bit readout solution?


The study of KEK group for the GLD HCal using :
2-bit, 3 thresholds (0.5, 10, 100 MIPs) associated to
 $1 \times 1 \text{ cm}^2$ tile size shows :

- Similar energy resolution with respect to the analog readout version for single particle at HE
- Better energy resolution for JETs

Jet Energy Resolution

- $e^+e^- \rightarrow qq$ (u/d/s)
 - $\sqrt{s} = 91, 350, 500$ GeV
- Energy measurement with (perfect) PFA
- In case of 1×1 cm² tile size, digital calorimeter achieved similar or slightly better jet energy resolution

Jet Energy Resolution



courtesy H.Matsunaga

Digital HAdronic CALorimeter for ILC

Two efforts are followed in parallel to have high- granularity compact DHCAL:

USA: using GRPC/GEM with binary readout (1 bit) →
Physics Prototype

Europe: using GRPC/MICROMEGAS
with semi-digital readout and ILC-like features →
Technological Prototype with the following guideline:

- DHCAL as compact and as hermetic as possible

Detectors for the DHCAL

Gas detectors:




Thickness of few millimeters

RPC :

Robust but limited detection rate


μ MEGAS, GEM :

delicate but high rate




Detector dimensions :

GRPC: 8×8 , 32×8 , 50×32 , 100×32 , 100×100 1cm^2 -pad : already produced and tested.



GRPC-Lyon




GRPC-IHEP

μ MEGAS: 16×6 , 32×8 , 32×12 1cm^2
produced and tested. Larger size
detectors are under development

30 May Calor08

I.Laktineh-




μ MEGAS-LAPP

The challenge:

How to have a detector of few thousands m^2
fully equipped with low consumption semi-digital readout
and still very compact !!!!!?




Embedded Daisy-chained electronics is the solution



4-Chip project

Aim: Validate the new electronics/acquisition scheme for DHCAL


- 8×32 pads detector (GRPC and μ MEGAS)
- 8-layer PCB
- 4 chips (64 ch)
- Readout USB + FPGA



Electronics



HARDROC

- 64 channels, 16mm²
- Digital/analog output.
- 2 thresholds(3 very soon)
- low consumption, power pulsing ($< 10 \mu\text{W}/\text{ch}$)
- Digital memory able to store up to 128 evts.
- Large gain range
- Xtalk $< 2\%$
- Adequate for GRPC*
(threshold $> 10 \text{ fc}$)




***For μMEGAS another ASIC is developed in Lyon with a threshold as low as 3 fc**


HARDROC: Scurves of 64 channels





Dac unit





8-layer PCB



Through via Blind via Buried via




- 8-layer PCB , 800 μ thick
- 8×32 pads of 1 cm² and 500 μ separation



30 May Calor08

I.Laktineh-IPN



Readout system


The 4 chips are **daisy-chained** and connected to a **FPGA** communicating with a pc through a **USB** device.

Firmware + Software were developed to allow charging the slow control parameters from **file/flux** and controlling the procedure.


Acquisition modes : different modes are allowed:

- a) **Internal triggers**
- b) **External triggers : cosmics & test beam**


Data output: The two kinds of data output of the hardroc chips are accessible: **digital** and **analog**



Assembled(IPNL)



Readout software (LLR)



* Two thresholds

* Gain value of each channel can be chosen in [0-63]

• Calibration is done automatically for all channels by injecting charge through internal capacitors

SLOW CONTROL **LECTURE ANALOGIQUE** **ACQUISITION** **TESTS**

Get Error
 File_device: devices.tmp
 File_registers: DHCAL1_Registers.csv
 File_slowControlParameters: slowControlParameters.csv
 Transmit Successful....

Device Info:
 Dev 0:
 Flags=0x00000000
 Type=0x00000000
 ID=0x4C4C4448
 SerialNumber=USB_DH1_00
 Description=DHCAL1 BOARD
 hHandle=0x00000000

Read start setup Recall setup Save setup Delete setup

Slow Control **Flag Slow Control** **cTest** **Coment** **Last Setup**

| Index | Name | ValueASIC1 | ValueASIC2 | ValueASIC3 | ValueASIC4 |
|--------|------------------|--------------------|--------------------|--------------------|--------------------|
| 1 | EN_RamFull | 1 | 1 | 1 | 1 |
| 2 | EN_Dout | 1 | 1 | 1 | 1 |
| 3 | En_TransmitOn | 1 | 1 | 1 | 1 |
| 4 | En_out_discr | 1 | 1 | 1 | 1 |
| 12-5 | Header(7:0) | 0xAA | 0x55 | 0xEE | 0x77 |
| 13 | bypass_chip | 0 | 0 | 0 | 0 |
| 14 | EN_out_trig_int | 1 | 1 | 1 | 1 |
| 15 | EN_trig_int | 1 | 1 | 1 | 1 |
| 16 | En_trig_ext | 1 | 1 | 1 | 1 |
| 17 | EN_out_raz_int | 1 | 1 | 1 | 1 |
| 18 | EN_raz_int | 0 | 0 | 0 | 0 |
| 19 | EN_raz_ext | 1 | 1 | 1 | 1 |
| 20 | not_used | 0 | 0 | 0 | 0 |
| 84-21 | Valid_trig(63:0) | 0x0000000000000000 | 0x0000000000000000 | 0x0000000000000000 | 0x0000000000000000 |
| 94-85 | dac0(9:0) | 0x200 | 0x200 | 0x200 | 0x200 |
| 104-95 | dac1(9:0) | 0x200 | 0x200 | 0x200 | 0x200 |
| 105 | ON_otadac | 1 | 1 | 1 | 1 |

Name **One Asic** **Old_Value** **Replace One Asic** **New_Value**
 preamp_gain(0)(5:0) ValueASIC2 10 10

Replace All Asic
 Replace One Asic All Gain
 Replace All Asic All Gain


CLOSE USB **INIT USB** **Send Slow Control**

STOP PROGRAM <Return>

modif? No

transmit

Slice test




On the test bench with GRPC

Second threshold


First threshold

Example of a recorded mip




First results

GRPC
32×8 pads
RP:graphite



| | |
|-----------|-----|
| TFE | 93% |
| Isobutene | 5% |
| SF6 | 2% |

Threshold \approx 100 fc




30 May Calo

23


First results

GRPC
32×8 pads
RP:licron




TFE 93%
Isobutene 5%
SF6 2%



Threshold ≈ 100 fc




30 May Calor



Gain correction is ongoing for the different boards




before




$\sigma = 6.1 \text{ DAQ}$
 $= 15.25 \text{ fc}$

after



$\sigma = 2.0 \text{ DAQ}$
 $= 5 \text{ fc}$

Analog readout was recently integrated and will be used to choose the thresholds adequately



Amplitude of the signal injected in one of the 64 channels of each of the 4 ASICs through internal capacitors

Beam test

Final confirmation of the success of our electronic readout system will be coming soon with the beam tests with **5 fully equipped detectors (32×8 pads each)**:

10-17 July :

beam test@ps-cern

3-11 August :

beam test@sps-cern

To study:

- * Efficiency and multiplicity


vs: angle, position, particle multiplicity

- * but also the first phase of the Hadronic shower





1m² project


ASU ↔ 6×4 chips




pcb-connector




DIF is already designed and sent to fabrication






ASU hosting 24 hardroc chips is already designed



Connection between the different ASU is under study:
signal transmission+ mechanics (IPNL+CIEMAT)




- 1 weld
- 2 Via
- 3 0 Ω Resistance
- 4 Pist



Perspectives

A technological prototype ILC-module0 to be built before 2010



The technological prototype optimization is going on to optimize the design

Conclusions

A digital hadronic calorimeter with semi-digital readout is very promising candidate for future colliders experiments

A slice test based on the semi-digital readout was successfully tested in a laboratory cosmic bench

A beam test is scheduled next months at CERN.


1 m² project is ongoing and the first plane is expected before the end of 2008.

A technological prototype is funded and expected in 2009-2010

Back up


Energy Resolution

Segmentation dependence




→ Smaller size is better
in high energy region

Threshold dependence




→ No significant difference

HARDROC Power pulsing




PWR ON: ILC like (1ms, 199ms)



New chip

A new chip with a low threshold for μ MEGAS
is under development @IPNL





3 DACs (8 bits each)
BCID = 12 bits
memory depth= 8 ev.

64-ch chip
CMOS tech
power pulsed


Simple geometry

30 May Calor08





The chip was designed and produced. A test board using OPERA DAQ developed @IPNL was used.



First results:
Mode μ MEGAS
0.8 fc/DAQ
Resolution < 2.5 fc

Tests and improvement are going on