

Lo «strano» caso del progetto



Adriano Lai
INFN Cagliari



What's ?



- Beneath the ash always brace is hatching...
- **Ignite !**

The 2021 ECFA detector research and development roadmap – 10.17181/CERN.XDPL.W2EX

"Technical" Start Date		< 2030			2030 - 2035	2035 - 2040	2040 - 2045		> 2045		
		ALICE LS3	Belle II CBM	NA62	LHCb, ATLAS, CMS ($\geq$ LS4) ⁷⁾	ALICE 3 - EIC	ILC	FCC-ee	CLIC	FCC-hh	Muon Collider
MAPS	technology node ¹⁾	65 nm - stitching	65 nm - stitching			28 nm		$\leq$ 28 nm		$\approx$ 10 nm	$\leq$ 28 nm
	pitch	10 - 20 μ m	10 - 20 μ m			pitch $\leq$ 10 μ m for $q_{hit} \leq$ 3 μ m in VD					
						Reduce z-granularity in TK - pad granularity in analog Cal.					
	wafer size ²⁾	12"	12"			12"					
	rate ³⁾			O(100) MHz/cm ²				5 GHz/cm ²	30 GHz/cm ²		
	ultrafast timing ⁴⁾					$\sigma_t \leq$ 100 ps				$\sigma_t \leq$ 20 ps	
radiation tolerance				3×10^{15} neq/cm ²					$10^{18(16)}$ neq/cm ² VD/Cal.(Trk)		
Planar/3D/Passive CMOS	technology node ¹⁾				ASIC 28 nm	ASIC 28 nm		ASIC $\leq$ 28 nm		ASIC $\approx$ 10 nm	ASIC $\leq$ 28 nm
	pitch				$\leq$ 25 μ m in VD	$\leq$ 10 μ m for $q_{hit} \leq$ 3 μ m in VD					
						$\leq$ 50 μ m for $q_{hit} \leq$ 10 μ m in Trk					
	wafer size ²⁾					12"					
	rate ³⁾				6 GHz /cm ²					30 GHz/cm ²	
	ultrafast timing ⁴⁾			$\sigma_t \approx$ 50 - 100 ps		$\sigma_t \leq$ 100 ps				$\sigma_t \leq$ 20 ps	
radiation tolerance				6×10^{16} neq/cm ²					$10^{18(16)}$ neq/cm ² VD/Cal.(Trk)		
LGADs	technology node ¹⁾					ASIC 28 nm	ASIC $\leq$ 28 nm		ASIC $\approx$ 10 nm		
	pitch			$\approx$ 300 μ m (100% fill factor)	$\leq$ 50 μ m (100% fill factor)	same as for other technologies with ultimate pitch $\leq$ 10 μ m for $q_{hit} \leq$ 3 μ m in VD					
	wafer size ²⁾				> 3"	12"					
	rate ³⁾				6 GHz /cm ²					30 GHz/cm ²	
	ultrafast timing ⁴⁾				$\sigma_t \leq$ 30 ps	$\sigma_t \approx$ 20 ps (PID)	$\sigma_t \leq$ 20 ps VD/Trk/Cal.	$\sigma_t \leq$ 10 ps PID	$\sigma_t \leq$ 20 ps VD/Trk/Cal.	$\sigma_t \leq$ 20 ps VD/Trk/Cal.	
	radiation tolerance				$\geq 5 \times 10^{15}$ neq/cm ²					$10^{18(16)}$ neq/cm ² VD/Cal.(Trk)	
backend processing	sensor thickness ⁵⁾	< 50 μ m MAPS	< 50 μ m MAPS		< 150 μ m Plan/3D/Pas. < 50 μ m LGADs	< 50 μ m MAPS, Planar/3D/Passive CMOS, LGADs					
	3D integration ⁶⁾										


Crucial requirements for 4D-Tracking

A High-Statistics-Discovery tool for Physics at High Intensity, in the next generation of upgrades in experiments at colliders (and beyond):

LHCb Upgrade-II (run5), **HIKE** (NA62 Upgrade), CMS endcap (run5), CMS-PPS (run4), ATLAS AFP (run5?), Pioneer (proposal at PSI, π rare decays), ν -tagging (proposal) ... FCC-hh (far perspective)

1. Space Resolution $\sigma_s \approx 10 \mu\text{m}$
2. Time Resolution $\sigma_t \leq 30 \text{ ps}$ per hit
3. Radiation hardness to high fluences $\Phi = 10^{16} \div 10^{17} \text{ 1 MeV } n_{\text{eq}}/\text{cm}^2$
4. Detection efficiency $\varepsilon > 99\%$ per layer typically required (high fill factor)
5. Material budget must be kept below $1 \div 0.5 \%$ radiation length per layer

Fast and rad-hard sensors



Key requirements for read-out electronics:

1. Pixel pitch $\approx 50 \mu\text{m}$ (unless amplitude information for CoG techniques is used)
2. Time Resolution $\sigma_t \leq 50 \text{ ps}$ on the full chain ($\sigma_t = \sigma_{\text{sensor}} \oplus \sigma_{\text{FE}} \oplus \sigma_{\text{TDC}}$)
3. Radiation hardness TID $> 1 \text{ Grad}$
4. Power budget per pixel $\approx 25 \mu\text{W}$ (referred to the case of $55 \mu\text{m}$ pitch, $1.5 \text{ W}/\text{cm}^2$)
5. Data BW $\approx 100 \text{ Gbps}/\text{cm}^2$

CMOS 28-nm electronics





Results on Sensors and Electornics

2018 - 2021



AM-xx 28nm
Associative Memories

Scaltech28
28nm rad hardness



Irradiated @ $2.5 \cdot 10^{16} \text{ n}_{eq}/\text{cm}^2$, $\alpha_{tilt} = 0^\circ$



3D-trench
Silicon sensors



CMOS 28-nm Timespot1 ASIC





Distribution of the TA standard deviation across 1024 channels and 7 clock phases.
Each point is computed from **100** repeated measurements.





2021 – 2023 (24)

R&D in Silicon Photonics for High BW data transmission

CMOS 28-nm (EIC) + Photonic IC (PIC)



Side view



Falaphel developments:

- Chip FE (TSMC 28-nm)
- Serializer 12.5 Gbps (TSMC 28-nm)
- Driver 25 Gbps (TSMC 28-nm)
- Ring Modulator (Silicon Photonics)
- Integration

IGNITE R&D Program (2023–2027):

- Development of a new ASIC in CMOS 28nm technology with full specifications in terms of size, pitch, resolution, data rate etc.
- Development of a suitable/matched Integrated-Photonics device (PIC)
- Development of an integrated module (size $\approx 10 \text{ cm}^2$), satisfying the system specs and comprising:
 - The sensors (3D TimeSPOT)
 - One or more IGNITE readout ASICs and their matched PICs
 - Cooling plate/system
- All the above with minimum material budget (target: $0.5 \% X_0 \approx 500 \mu\text{m}$ of Si)

Activity	2023				2024				2025				2026			
	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
Study and definition of ASIC1 design specs																
Study and definition of PIC1 design specs																
ASIC1 design and verification																
PIC1 design and verification																
ASIC1 submission and production																
PIC1 submission and production																
Design and integration of ASIC/PIC1 system																
ASIC1 & PIC1 test and characterization																
ASIC1 Hybridization																
ASIC1/PIC1 (IGNITE1) system testsbeams																
ASIC2 design and verification																
PIC2 design & verification																
ASIC2 submission and production																
PIC2 submission and production																
Design of IGNITE2 system																
Integration of IGNITE2 system																
ASIC2 test and characterization																
PIC2 test and characterization																
ASIC2 Hybridization																
ASIC2/PIC2 testbeams on system components																
IGNITE2 system full tests																

Obiettivi cardine del progetto

1. Realizzare **soluzioni tecnologiche** per la prossima generazione di esperimenti ai collider (fisica ad alta intensità)
2. Mantenere e **far crescere le competenze** di elettronica e rivelatori a stato solido nell'INFN, portando al massimo compimento possibile il lavoro già fatto da noi tutti negli anni passati, specialmente recenti
3. Assicurare un futuro a queste conoscenze facendo **rete e scuola** e facendo crescere la nuova generazione di ricercatori e tecnologi, di nuovo dando **continuità ed esito** al loro lavoro di ricerca

Advanced Electronic Packaging

3D/2.5D Package for High-End Performance Applications


TSVs

HBM TSV:

Diameter $6\mu\text{m}$
Height: $55\mu\text{m}$
Pitch: $50\mu\text{m}$

Interposer TSV:

Diameter $10\ldots 15\mu\text{m}$
Height: $\sim 100\mu\text{m}$
Pitch: $75\ldots 225\mu\text{m}$



Interconnects

HBM stack

Diameter $20\mu\text{m}$
Pitch $48\mu\text{m}$

CPU/GPU/HBM to Interposer

Diameter $\sim 25\mu\text{m}$
Pitch $95\mu\text{m}$

Interposer to IC substrate:

Diameter $100\mu\text{m}$
Pitch $200\mu\text{m}$

Datacenter
Networking

High-Performance
Computing


Autonomous
Vehicles

Developed by global players like SAMSUNG, INTEL, AMD, TSMC


Numbers according to High-End Performance Packaging: 3D/2.5D Integration 2022 | Report | www.yole.fr

System Integration concept: daring one step further

An «active cooling plate» instead of an interposer?



$< 0.5 \% X_0$



Optical read-out (PIC) would be outside this block (see next slide)

Complications on implementing connections with refrigerant capillaries...

Assegnazioni nei 4 anni

2400 k€ a fronte dei 2680 k€ richiesti (90%)

- **Budget:**

- **1.2 M€ su consumi per sviluppi** ($\approx 300\text{k€}/\text{year}$)
- **1.2 M€ SJ per submission di ASIC CMOS 28-nm**
- **PhD, AdR & tecnologi a T.D.** (modalità in fase di definizione)

- **Anni: 2023–2026**

Da considerarsi cifra media per anno

Per “vincere” questa cifra occorrerà arrivare pronti ad un Engineering run in tempo (fine 2025 max ?)

La discussione su questo punto cruciale è in corso con la GE.
 ≈ 3 Art36, 4 AdR, 3 PhD

Una proroga di un anno è ragionevole (a budget costante)

Sezioni coinvolte e personale 2023

INFN site	Main expertise in IGNITE	CSN1 experiment affiliations	Local responsible
Bari	Analog IPs, ASIC integration	CMS, LHCb	F. Licciulli
Bologna	ASIC verification, HDL design	ATLAS	D. Falchieri
Cagliari	TDC, Analog F/E, fast signal distribution, system design and verification, photonics	LHCb	A.Lai (R.N.)
Firenze	System integration and test, HDL design	CMS, LHCb, NA62	G. Passaleva
Genova	System integration and tests, TID characterization	ATLAS	C. Gemme
L.N. Frascati	Complex PCB design	ATLAS, LHCb, NA62	P. Ciambrone
Milano	Fast signal distribution and R/O, analog IPs	ATLAS, LHCb	A.Stabile
Milano B.	Analog IPs, TID modeling	CMS	M. De Matteis
Padova	TID studies, Analog F/E	LHCb, CMS	P. Giubilato
Pavia	Analog F/E, TID studies on Analog F/E, fast output stages, advanced interconnectivity	CMS	G. Traversi
Perugia	Analog F/E	CMS	M. Menichelli
Pisa	Advanced interconnectivity, photonics, fast output stages	CMS, NA62	F. Palla
TIFPA	System integration and test, photonics	ATLAS	G-F. Dallabetta
Torino	Analog F/E, ASIC integration, TID characterization	CMS	L. Demaria

Compagine:

14 sezioni
 $\approx$ 75 Ricercatori,
 di cui 18 designer
 $\approx$ 20 FTE



Formata in 2 settimane
 (7-24 luglio 2022),
 quando in molte sezioni
 i preventivi erano stati
 già chiusi

Work Packages



dal proposal

WP	Development	Sites (preliminary)	WPR (preliminary)
1	Pixel design (Front-end, ADC, TDC, Logic)	Cagliari, Torino, Pavia, Milano, Perugia, Bologna	S.Cadeddu
2	Readout logic & Output stages	Pisa, Pavia, Milano	R. Beccherle
3	ASIC design Integration & verification	Bologna, Bari, Cagliari, Milano, Torino, Pisa, Pavia	F.Loddo
4	Silicon Photonics	Pisa, Cagliari, Trento	S. Faralli
5	TID study and modeling	Milano B, Torino, Cagliari, Pavia, Padova, Genova	A.Baschirotto
6	HDI techniques	Pisa, Pavia, Cagliari, TIFPA, Genova, Firenze	V. Re
7	Cooling, system Integration and tests	Cagliari, Padova, Pavia, Genova, TIFPA, Firenze, Torino	A.Lai


Conclusioni

1. Partendo da risultati consolidati, abbiamo costruito e attrezzato una palestra per i futuri sviluppi high-tech in fisica delle alte energie, intercettando un forte bisogno sia dal punto di vista dei requisiti sperimentali degli esperimenti di prossima generazione che dell'interesse di una parte importante della comunità di fisici sperimentali
2. Si tratta di una iniziativa nuova, trans-esperimento, trans-commissioni che ha trovato grandi entusiasmi (molti) e forti perplessità (poche)
3. Il fuoco è acceso, qualcuno cerca di spegnerlo, è nostro dovere e volontà tenerlo vivo!



Insights



256x256 super-ASIC $\sim 1.4 \times 1.4 \text{ cm}^2$, same size of router ASIC
Performing also the role of cooling plate



Basic module.
The size of the ASIC(s) can in principle be larger




This geometry is not 100% 4-side butttable, but can cover large-enough areas


- Abbiamo programmato una visita ad IZM il 9 febbraio per esplorare questioni di fattibilità e costi
- IZM è un istituto di ricerca, potrebbe essere un partner/fornitore adatto (per es. piccole quantità) ma è sicuramente opportuno e urgente esplorare altre strade
- È urgente verificare anche la fattibilità delle TSV a livello di fonderia per soluzioni via-first/via-middle (TSMC)
- Penserei opportuno provare soluzioni TSV già dal primo prototipo, su integrazioni più semplificate
- È possibile?



Via First (before FEOL process steps)




Via Middle (after FEOL, before BEOL process steps)










Via Last (post process steps)

TSV Integration Schemes



- TSV techniques usually require W2W bonding
- Via first/via middle must be implemented on layout (foundry fabrication). They “reveal” by thinning
- Via Last are implemented after fabrication. They require to be foreseen at layout level (“wide” landing zone) and allow only coarser pitch

Front and Back Side Processes for TSV, RDL and IO formation

1. Original wafer condition - Original IO pads opened - keep out zones in FEOL and BEOL (red circle)		7. Temporary carrier bonding	
2. TSV process (Litho mask required-->layer 10 in current TRX8 layout) original IOs pads are covered with passivation layer after TSV process		8. Back grinding / TSV reveal 9. Back side passivation (1µm CVD Oxide / Nitride) (Litho mask required-->layer 9 in TRX8 layout)	
3. Passivation opening over original IO pads (Litho mask required-->layer 8 in current TRX8 layout)		10. Back side RDL (1µm Al) (Litho mask required-->layer 21 in TRX8 layout)	
4. Front side RDL formation (1µm Al) (Litho mask required-->layer 11 in current TRX8 layout) 5. RDL passivation (1µm CVD Oxide / Nitride) (Litho mask required-->not foreseen in TRX8 layout)		11. RDL passivation (1µm CVD Oxide / Nitride) (Litho mask required-->not foreseen in TRX8 layout)	
6. Front side pad metallization (Litho mask required-->not foreseen in TRX8 layout) - original IOs can be covered with pad metallization - pad metallization to be located at all positions where passivation is opened - pad formation on top of TSVs not allowed		12. Back side pad metallization deposited (Litho mask required-->not foreseen in TRX8 layout)	
		13. Temporary carrier de-bonding	




Source: T. Tekin, IZM, talk given at EPIC 2022 workshop

See: <https://epic-assoc.com/events/epic-meeting-on-cmos-compatible-integrated-photonics-at-imec/>

- 32x32 matrix
- Side column for analog services (40 μm)
- Side (double) column for digital connections (80 μm)
- 256 channel block (1 of 4)
- 4x Read Out Trees back of line (1 per block)





32x32
x&y pitch $\leq 50 \mu\text{m}$

In una ottica LHCb-U2, questo blocco produce (stima su **rate medio**, Scenario A):

1 hits/BX x 2 (cluster size) x 30 MHz (BX) x 44 bits/hit = 2.64 Gbps

Margine di sicurezza 1.5 (rate fluct.)
→ **≈ 4 Gbps**

44 bit:


16 address (si può diminuire)

9 BxId


10 TDC

6 (8) ToT


3 spare/additional info (e.g. cluster size)




16x16 50x50 pixel pitch
Possible different size (match with 0.9 shrinking?)



Possible 40 μm -wide framework



80 μm lanes (x & y)



- TSV via last? (can they be large enough?)

80 μm lanes (x & y)

Clock


Power

Data output

Slow controls

Analog services?

Packaged in this version on an interposer to implement a SiP?



● TSV via last? (can they be large enough?)

80 μm lanes (x & y)

Clock


Power

Data output

Slow controls

Analog services?

- **Packaged in this version on an interposer to implement a SiP?**
- **A version for preliminary tests (before integration)**



Advantages:

- Minimum work possible with respect to an already-developed ASIC (Timespot1)
- Lower ASIC cost
- Feasibility within 2023/24
- Compactness

It tests:

- Modularity of pixel matrix
- Global line distribution
- Use of TSV in I/O connection
- Interface with Driver and PIC

Moreover:

- We profit to correct bugs and re-test it

It does not test:

Solutions for final integration especially concerning :

- ASIC vs Driver and PIC
- Cooling system

