

Integrated front-end for drift chambers

S. D'Amico^{1,2}, G. Cocciolo^{1,2}

¹Dip. di Ingegneria dell'Innovazione - Univ.del Salento


²INFN-Lecce

Frascati, 4th of April 2011

Overview

- Integrated front-end architecture
- I complete version of the front-end:
 - Circuits description
 - Measurements & performance
- II complete version of the front-end:
 - Circuits description
 - Preliminary Measurements
- Conclusions

Front-end architecture




- Amplifier (single ended to differential conversion, 26dB gain)
- ADC(6 bits resolution, 1Gs/s)
- LVDS drivers
- buffers


S. D'Amico et al. "Integrated front-end for drift chambers"

Frascati, 4th of April 2011

I complete version: the amplifier



Parameter	Value
Input impedance	50 Ω
No. of stages	2
1 st stage gain	16 dB
2 nd stage gain	10 dB




Miller opamp

S. D'Amico et al. "Integrated front-end for drift chambers"

Frascati, 4th of April 2011

I complete version: the ADC

Full flash architecture





S. D'Amico et al. "Integrated front-end for drift chambers"


Frascati, 4th of April 2011

I complete version: details of the ADC


Comparator



CML logic
Latch



I complete version: Chip Microphotograph





Technology: CMOS 0.13um
Chip size: 3mmX1.5mm

S. D'Amico et al. "Integrated front-end for drift chambers"
Frascati, 4th of April 2011

I complete version: experimental results

Measurements on the amplifier



Amplifier transfer function


DC – gain: 20 dB (gain loss due to the internal resistance of the signal source)

BW_{-3dB} : 870 MHz


1 dB compression point:
-11.8 dBm of input signal level

I complete version: experimental results

Measurements on the amplifier



SNR, SNDR vs input frequency



SNR, SNDR vs sample frequency with input frequency of 100MHz

I complete version: experimental results

Amplifier


Parameter	Value
Technology	CMOS 0.13um
Supply voltage	1.2V
Chip area	3050x1525um ²
DC-gain	20 dB
BW _{-3dB}	870 MHz
1 dB compression point	-11.8 dBm
Amplifier current consumption	25mA
SNDR@100MHz	23dB
SNR@100MHz	27 dB
ADC current consumption	79mA

ADC

S. D'Amico et al. "Integrated front-end for drift chambers"

Frascati, 4th of April 2011

II complete version: the amplifier architecture




-Single ended to fully
differential conversion
-Gain=16dB

-Fully differential stage
-Gain=10dB

S. D'Amico et al. "Integrated front-end for drift chambers"

Frascati, 4th of April 2011

II complete version: ADC architecture



Flash interpolated architecture

- Reduction power consumption
- Reduction kickback noise


References generated by a bandgap circuit

S. D'Amico et al. "Integrated front-end for drift chambers"

Frascati, 4th of April 2011

II complete version: ADC details


Two stages comparators



Preamplifier

Clocked latch


Asynchronous latch



S. D'Amico et al. "Integrated front-end for drift chambers"



Frascati, 4th of April 2011

II complete version: Chip microphotograph



Technology: CMOS 0.13um
Chip size: 1525umx1525um

II complete version: Measurements setup



S. D'Amico et al. "Integrated front-end for drift chambers"
Frascati, 4th of April 2011

II complete version: Preliminary results

Power consumption

Section	Consumption (mA)
Analog (ADC+amplifier)	50
Digital	8
Bandgap	0,125
LVDS deivers	30


S. D'Amico et al. "Integrated front-end for drift chambers"

Frascati, 4th of April 2011


II complete version: Preliminary results

Single tone test

Output waveform



FFT




SNDR=30dB

Digital development platform

Xilinx Virtex VI platform was selected as general platform for cluster counting algorithms development and demonstration. Virtex VI devices combine programmable logic and a PowerPC into a single platform.



VIRTEX VI



Digital bus



IC Front-End

S. D'Amico et al. "Integrated front-end for drift chambers"

Frascati, 4th of April 2011

Conclusions and future perspectives

Two versions of the integrated analog front have been proposed
Measurements on the first version have been presented
A second version has been implemented to get the following goals:

- amplifier bandwidth at 500MHz
- less power consumption
- improved ADC linearity
- reduced chip area

Measurements on the II version of the chip must be completed
Measurements by the FPGA has to be set-up