

# WP2 status & activities: MiniASIC Design

## Haspide General Meeting


**Lorenzo Piccolo**

03/02/2023

- 1 Analog Channels Architectures
- 2 Analog Channels Implementation
- 3 FloorPlan
- 4 Next Steps




# Reminder: Channel Architecture



- **3 versions** of the CSA core amplifier  
→ cover various sensor scenarios.
- **Design and Implementation** completed → **verification (50%)**.




# Opamp with active feed-forward current compensation (ZC)




- Two stages.
- Output stage with split bias current to increase gain.
- ZC amplifier to **compensate feedforward current** → **increase phase margin**.
- Power → 97  $\mu$ W.



# Telescopic Cascode Amplifier with Split Bias Current




# Two stage Opamp class AB (G)



- Two stages.
- Output stage cascoded.
- **Lower gain, higher band-width.**
- Power  $\rightarrow 30 \mu\text{W}$ .



# Two stage Opamp class AB with Gain Boosting (GB)



- Two stages.
- Output stage cascoded.
- **Gain Boosting** → increases gain, decreases band width.
- Power → 90  $\mu$ W.







# BW and Phase Margin versus $C_c$





Figure: ZC GB



cap	nob	lsb	min	max
		fF	fF	fF
$C_c$	4	4	0	60
$C_f$	3	20	0	140
$C_q$	3	20	0	140



# Operation Example





# Simulated performance of ZC

Simulated Output Frequency

Name

ftre0  
fout



- $C_S = 2 \text{ pF}$ .




- 1 Analog Channels Architectures
- 2 Analog Channels Implementation
- 3 FloorPlan
- 4 Next Steps




- Layout of the three variants completed.
- Area  $\rightarrow 112 \mu\text{m} \times 64 \mu\text{m}$ .
- Ongoing DRC and LVS.
- Analog services layout to be implemented.



# Layout of ZC




# Layout of G







# Layout of GB



# Layout of GB



# Channel's Interface





# Table of Contents


- 1 Analog Channels Architectures
- 2 Analog Channels Implementation
- 3 FloorPlan
- 4 Next Steps



- Tentative → scripts are ready and easily modifiable.
- Waiting for rad-hard CERN IO pads.




# ASIC FloorPlan: Tentative



- Name → **Cleopatra**.
- Layout area →  $1111 \mu\text{m} \times 1333 \mu\text{m}$  (0.9 shrink factor).
- Max pads number: 54 → **15 on long sides, 12 on short sides** (with a  $70 \mu\text{m}$  pitch).
- In this example →
  - 12 channels (4 per variant).
  - top and bottom rows for analog periphery
  - Digital area →  $600 \mu\text{m} \times 800 \mu\text{m}$  (conservative)



# ASIC FloorPlan: Tentative (Details)



- 12 channels.
- 1 digital serial output (DOUT).
- Digital serial configuration (DIN).
- CMOS reset signal.
- Analog pads: 12 current inputs, 4 voltages, 2 current biases.
- SLVS pads (differential) (CERN IP)  $\rightarrow 4 \times 2$  receivers (CLK, LATCH, DIN),  $1 \times 2$  transmitter (DOUT).





- 1 Analog Channels Architectures
- 2 Analog Channels Implementation
- 3 FloorPlan
- 4 Next Steps



- Verification → DRC,LVS ( $\sim 50\%$ ,  $\sim$  one week of work).
- Post layout simulations.
- Layout of the analog services ( $\sim$  one week of work).
- Pad frame → scripts ready → finalize scheme, waiting for rad hard pads.
- Digital part implementation.
- Digital on top integration & verification ( $\sim$  one month of work).

**The goal is to close the design by the end of March and use the  $\sim 4$  weeks of April as buffer ("soft" official deadline: 26th April).**

