



INFN

Moving from prototype electronics to the final design:

- new SuperB collaborators from the AGH, CUT Universities and the INP PAN Institute in Krakow
- 2010 Fermilab beam test results for the IFR prototype
- from baseline to final design : exploring an all "binary mode" ("BiRO") readout for the IFR
- from baseline to final design: exploiting available SiPM readout ASICs
- from baseline to final design : using FPGAs and design tecniques for radiation mitigation
- conclusions

Fisica Nucleare





SuperB IFR electronics: new SuperB collaborators from the AGH, CUT and INP PAN Universities in the AGH and INP PAN Universities in the AGH

Krakow

Three teams respectively from the:

• AGH University of Science and Technology (AGH), led by Prof. <u>Wojciech Kucewicz</u> (electronic engineering)

- Cracow University of Technology (CUT), led by Prof. <u>Bogdan Szybiński</u> and Prof. <u>Jacek</u> <u>Krużelecki (</u>mechanical engineering)
- Institute of Nuclear Physics Polish Academy of Sciences (INP PAN) led by Prof. <u>Tadeusz Lesiak</u>

One of the important assets brought by Prof. <u>Kucewicz</u> is his experience with SiPMs and with the design of dedicated ASICs such as the RAPSODY chip and its successor:



SuperB IFR electronics: new collaborators from AGH University of Science and Technology in Krakm



Prof. Kucewicz will soon connect our FBK SiPMs to his test board for ASIC#2 with the aim of studying the feasibility of a large scale quality control system based on it (in multiple copies)

di Fisica Nucleare





**Results** 



SuperB IFR electronics: 2010 Fermilab beam test results for the IFR prototype - a reminder



i Fisica Nucleare



SuperB IFR: the endcaps are equipped with scintillating bars of about 4x1 cm<sup>2</sup> cross section which are assembled orthogonally and inserted in the iron gaps. Each bar is READ OUT BY SiPM AT ONLY ONE END. The "hit" coordinates are found by simply recording the IDs of the two orthogonal bars producing a signal (the off line reconstruction will resolve ambiguities due to high multiplicity)

Fisica Nucleare



SuperB IFR (baseline design): in the barrel the scintillator bars are 4x2cm<sup>2</sup> in cross section and are only oriented in the Z direction. Each bar is READ OUT BY SiPM AT BOTH ENDs. The "hit" coordinates are found:

-in the PHI direction: by simply recording the ID of the scintillator bar producing a signal -in the Z direction: by recording the times of arrival of the signals from the SiPM at each end of the detector bar. The Z coordinate can then be determined off-line once the time zero of the event is known

INFN







## SuperB IFR electronics : overview - IFR prototype as a proof of principle

from "Prototype data analysis" by <u>G. Cibinetto</u>, presented at the XVI SuperB workshop in LNF



track multiplicity

Ett. (%) 95

90

85

80

75

70

65 <sup>[</sup>

G. Cibinetto

TDC L OR R

1

DIDO AT BIRO Y

- TDC R -- TDC L

May-31-2011

 $\rightarrow$ 







Note: the Z and the PHY layers have been separated in this picture to show them distinct





XVII SuperB Workshop - Elba May-31-2011 A.Cotta Ramusino for INFN-FE/Dip.Fisica UNIFE

14

Note: the Z and the PHY layers are shown here with no separation. The location of the boxes alternate at different layers because behind the boxes there are regions (not shown)

Fisica Nucleare

of the scintillators dedicated to WLS fiber routing, which are regions of degraded efficiency.

By staggering the boxes, the lower efficiency regions don't line up and the efficiency loss is mitigated

## SuperB IFR electronics: exploring an all "binary mode" ("BiRO") readout for the IFR





XVII SuperB Workshop - Elba

stituto Nazionale li Fisica Nucleare The drawing shows the routing channels (blue conduits) needed to connect the SiPMs to the "IFR ABC" crates.

The drawing shows the resource occupancy for two sextants only; information for the others can be derived by simmetry considerations.

Can't really give an estimate of power consumption for the front end and the readout cards because of the possible correction to the baseline design SuperB IFR electronics : from baseline to final design: exploiting available SiPM readout ASICs





The "IFR\_ABCD" has proven to be a flexible and reliable design, easy to adapt to "p-on-n" as well as "n-on-p" SiPM devices. Its on board microcontroller allows for stand -alone operation and its amplifier monitoring outputs make the "IFR\_ABCD" a good SiPM characterization tool.

NEVERTHELESS WHEN PLANNING THE READOUT OF > 20.000 CHANNELS it is good to look for ASICs solutions, starting from existing ones. A good occasion was the:



Infact the present state of the art was very effectively described in:

"Review of ASIC developments for SiPM signal readout", <u>Wojtek Kucewicz, AGH- University of</u> Science and Technology Krakow.



SuperB IFR electronics : from baseline to final design: exploiting available SiPM readout ASICs

One of the ASICs presented at the SiPM event was the "EASIROC" by the OMEGA group of LAL in Orsay.



lstituto Nazionale di Fisica Nucleare

It has an individual trigger output for each of 32 channels plus 32 individual bias setting DACs and a common threshold setting DAC.



## SuperB IFR electronics : from baseline to final design: exploiting available SiPM readout ASIC

USER GUIDE

EASIROC

<u> Omega</u>

#### SOFTWARE & TEST BOARD USER GUIDE

#### Version: 11 April 2011

Abstract

EASIROC (previously SPIROC0), standing for Extended Analogue Silicon pm Integrated Read Out Chip, is a 32-channel fully-analogue front end ASIC dedicated to the gain trimming and read-out of SiPM detectors.

This guide explains how to install & use the test board for EASIROC and how to operate with the associated software.





lstituto Nazionale di Fisica Nucleare XVII SuperB Workshop - Elba

Gisèle MARTIN-CHASSARD and Stephane CALLIER of OMEGA have provided us not only plenty of information but a complete hardware and software test system, which we have been using in Ferrara since a couple of weeks to learn "hands-on"



SuperB IFR electronics : from baseline to final design: exploiting available SiPM readout ASICs

erE

	See -> File See -> File See Central File - Load Siss Central Cop General Company	Hendrick Steve Centrel (2) Steve Centrel (2) Prints SCA Road Debug FPCA Andre Centrel (2) Trans SCA Road Debug	ntie: D2 <sup>°</sup>   Andryw Ter: Score   Edward ADC Ter: rning session on the	e EASIROC chip	
Antonia frage descented	Beer Chapter Reg. Code avere avere Avere Code Co	Instant     Cont	Transmit Pocks Bar Common Terr BB Detector BB Detector BB Detector Manager Parke General A Manager Parke General A Manager Parke General A Manager Parke General A Manager Parke BB Z Sector S	Mr (Hold Nation of State of St	Jake peck20; peck200; 2)       per Tel: IDSC     Anatogue Tel: 5 cours:     Eneroid ADC Tel!       The test real-to-fue for Tack to Maid counsel     Sime to wait for Maid cigat (mu) [1 - 9 on Maid 11M0 ]     [100       channel 9
		III II	Transmit SCA Read SCA Read Next Chan. SCA Read Previ Condition: Tell SCA Channel Sca Read Connect Sea Channel The No Channel Sea Channel The Content Read Channel The		channel 9 channel 4 channel 8 channel 12 channel 13

The software provided by OMEGA allows a simple and reliable use control of the many programmable features of the ASIC.



SuperB IFR electronics : from baseline to final design: exploiting available SiPM readout ASICS





dark current amplitude histogram for an FBK 1.2x3.2mm<sup>2</sup> SiPM (biased at 30.90V to achieve a dark count rate of about 250KHz), connected to the channel under

amplitude histogram for dark current + LED pulser induced events, for an FBK 1.2x3.2mm<sup>2</sup> SiPM, biased at 30.90V, connected to the channel under test

Note: our setup uses a 1m coax cable to connect the SiPM carrier PCB to the ORSAY test board. This and, possibly, the fact that the substrate of the SiPM (n-on-p device) is connected to the EASIROC input seems to introduce more noise in the SiPM case  $\rightarrow$  MORE WORK NEEDED TO

20

# SuperB IFR electronics : from baseline to final design: using FPGAs and design tecniques for radiation mitigation

While our prototype electronics (IFR\_ABCD, IFR\_BiRO, IFR\_TDC) did not include any radiation mitigation feature, these must be included, most likely, in the final design of the SuperB IFR readout system.

Each sub-detector group is responsible for integrating radiation mitigation features in its subdetector specific readout; this might involve the use of flash based FPGAs on the hardware side and the use of proper design techniques on the firmware side(TRM, hamming coding for FSM ..) eventually assisted by currently available CAE tools.

We intend to explore solutions based on Actel proASICs as the target FPGA for the IFR readout system and Mentor Graphics HDL tools specifically design to automatize the

The task of prototyping and characterizing under radiation the critical blocks of the IFR data acquisitions could be shared with engineers form AGH University of Science and Technology





Conclusions:

While the prototype electronics which was designed so far allowed us to build a working small scale prototype, when preparing for the final system we should aim for a front end design based on suitable ASICs.

Also, while waiting for final estimates on the radiation doses in and around the detector, we should be prepared to estimate the costs and the performance toll of designing the front end electronics and latency buffers using radiation mitigation techniques.

This might involve some development at the ASIC level to protect DACs and other critical digital block from SEU

In these tasks as well as in the large scale characterization of the SiPM devices needed for the construction of the IFR, the AGH University of Science and Technology in Krakow would be a very welcome partner.

