



SuperB IFR electronics: overview

Outlook:

• Overview (for the new collaborators of the AGH University of Science and Technology in Krakow)

- SiPM based IFR particle detectors
- IFR small scale prototype as a proof of principle
- the overall SuperB DAQ architecture
- baseline design: IFR front end electronics
- from baseline to final design: exploiting available SiPM readout ASICs
- from baseline to final design : using FPGAs and design tecniques for radiation mitigation
- conclusions

• APPENDIX A: schematic diagrams of some key parts of the "IFR_ABCD" board

• APPENDIX B: estimates of number of channels, hit rates, triggered data bandwidth











SuperB IFR: the endcaps are equipped with scintillating bars of about 4x1 cm² cross section which are assembled orthogonally and inserted in the iron gaps. Each bar is READ OUT BY SiPM AT ONLY ONE END. The "hit" coordinates are found by simply recording the IDs of the two orthogonal bars producing a signal (the off line reconstruction will resolve ambiguities due to high multiplicity)





SuperB IFR (baseline design): in the barrel the scintillator bars are 4x2cm² in cross section and are only oriented in the Z direction. Each bar is READ OUT BY SiPM **AT BOTH ENDs**. The "hit" coordinates are found:

-in the PHI direction: by simply recording the ID of the scintillator bar producing a signal -in the Z direction: by recording the times of arrival of the signals from the SiPM at each end of the detector bar. The Z coordinate can then be determined off-line once the time zero of the event is known $\rightarrow \dots$ continues

INFN



SuperB IFR electronics: overview - SiPM based IFR particle detectors



stituto Nazionale

SuperB IFR electronics: overview - IFR prototype as a proof of principle





Fisica Nucleare

SuperB IFR electronics : Beam test of the IFR prototype electronics and DAQ system



...and the real thing!

the VME crate

the LST_FE crate

4

with the CAEN TDCs

pictures from G. Cibinetto, "Some note on the beam test" presented at this meeting



May-29-2011

the TDC PC





The front end electronic card designed to read out the IFR small scale prototype has been based on discrete electronics (see also appendix A)

stituto Nazionale di Fisica Nucleare



A.Cotta Ramusino for INFN-FE/Dip.Fisica UNIFE

10







SuperB IFR electronics : overview - the overall SuperB DAQ architecture





12







The estimated numbers of high speed (≈2Gbps) data links follow from:

-the current SiPM dark count estimates at the operating conditions

lstituto Nazionale di Fisica Nucleare

-a trigger rate of 150kHz and a trigger extraction window of 150ns (determined by the trigger jitter)



SuperB-IFR numerology:

```
• Barrel: N_Barrel = 3600 scintillator bars
( quoting G. Cibinetto )
```

Assuming:

• readout in TIMING mode with N_t (=2) thresholds: both the high threshold (2.5 p.e. for instance) and the low threshold (1.5 p.e. for instance) crossing times are acquired by the F.E., the second threshold crossing validating the first for better noise rejection.

- each scintillator is readout from N_sides (=2) ends
- -> total number of TDC channels: N_TDC_ch

N_TDC_board = N_TDC_ch / 64 = 225

W.Sands., Princeton Univ., 2003

Hopefully the tests on the prototype will show that it will be possible to keep: N_th = 1 but in the meantime it is better to brace for the worst!



SuperB IFR electronics : overview - baseline design: IFR front end electronics

outline of the IFR DAQ electronics: data bandwidth estimates WITH BINARY READOUT FOR ENDCAP SuperB-IFR numerology:



For bars read out in "binary" mode N_sides has settled to: 1



SuperB IFR electronics : from baseline to final design: exploiting available SiPM readout ASICs





The "IFR_ABCD" has proven to be a flexible and reliable design, easy to adapt to "p-on-n" as well as "n-on-p" SiPM devices. Its on board microcontroller allows for stand -alone operation and its amplifier monitoring outputs make the "IFR_ABCD" a good SiPM characterization tool.

NEVERTHELESS WHEN PLANNING THE READOUT OF > 20.000 CHANNELS it is good to look for ASICs solutions, starting from existing ones. A good occasion was the:



Infact the present state of the art was very effectively described in:

"<u>Review of ASIC developments for SiPM</u> <u>signal readout</u>",

Wojtek Kucewicz, AGH- University of Science and Technology Krakow.



SuperB IFR electronics : from baseline to final design: exploiting available SiPM readout ASICs

One of the ASICs presented at the SiPM event was the "EASIROC" by the OMEGA group of LAL in Orsay.



It has an individual trigger output for each of 32 channels plus 32 individual bias setting DACs and a common threshold setting DAC.

18



SuperB IFR electronics : from baseline to final design: exploiting available SiPM readout ASIC

USER GUIDE

EASIROC

<u> Omega</u>

SOFTWARE & TEST BOARD USER GUIDE

Version: 11 April 2011

Abstract

EASIROC (previously SPIROC0), standing for Extended Analogue Silicon pm Integrated Read Out Chip, is a 32-channel fully-analogue front end ASIC dedicated to the gain trimming and read-out of SiPM detectors.

This guide explains how to install & use the test board for EASIROC and how to operate with the associated software.





Gisèle MARTIN-CHASSARD and Stephane CALLIER of OMEGA have provided us not only plenty of information but a complete hardware and software test system, which we have been using in Ferrara since a couple of weeks to learn "hands-on"



stituto Nazionale di Fisica Nucleare May-29-2011

SuperB IFR electronics : from baseline to final design: exploiting available SiPM readout ASICs

| | Save -> File Siew Control File -> Load Siew Control | RESET High C RESET Last S Reset Saw Control Chip Gotad Configuration | Sher-Cambrid) Sher-Cambrid) Preis Schland Deby (FGA Analy New Str General Chail (1) Hands-on lea | rtenDec Andergout Tent Scove | sion on the | EASIROC chip | |
|--|--|---|--|--|--|--|--|
| the second s | The Dapat Re only I (2) more | Bure Dearer Ther Course Marcine Course Barto Chine Course Barto Course Barto Course Barto Course Barto Course Barto Cours | 0x1 0 0 0x1 0 0 0 0 0 0 0 0 | Tracumit Prote Bas Common In 1995 In 1995 | m Reset Probe for Child and Sector Probe Reset Probe Reset Probe Control (1) Control (1) C | Met obje (J.2000) Jeffer patklings2000 Deve Control (2) Period, SCAR et al. Deve Control (2) Period, | 0 jet spiktifi positiviti posite positiviti posite positiviti positiviti positivi |
| | | | Arlyanchanaer 31 Significante 31 Significa | Transmit SCA Read SCA Read SCA Dean SCA Dual SCA | a Nest Osan. SCA Raad Previou on Test Osan (Control Control Control Raad Channel Nami nel Selacted Control Raad Channel Nami | AD9228 Meanser 1.6 | |

The software provided by OMEGA allows a simple and reliable used control of the many programmable features of the ASIC.



SuperB IFR electronics : from baseline to final design: exploiting available SiPM readout ASICS





SuperB IFR electronics : from baseline to final design: exploiting available SiPM readout ASICs

One of the important assets brought by the AGH- University of Science and Technology in joining the SuperB collaboration is their experience in ASIC design as shown by the RAPSODY chip (and its successors):



SuperB IFR electronics : from baseline to final design: using FPGAs and design tecniques for radiation mitigation

While our prototype electronics (IFR_ABCD, IFR_BiRO, IFR_TDC) did not include any radiation mitigation feature, these must be included, most likely, in the final design of the SuperB IFR readout system.

A dedicated group of SuperB collaborators is characterizing the data links (for trigger, data and detector control) to/from the sub-detectors specific electronics system and will provide a radiation-proven design to the rest of the collaboration.

Each sub-detector group is instead responsible for integrating radiation mitigation features in its sub-detector specific readout; this might involve the use of flash based FPGAs on the hardware side and the use of proper design techniques on the firmware side(TRM, hamming coding for FSM ..) eventually assisted by currently available CAE tools.

We intend to explore solutions based on Actel proASICs as the target FPGA for the IFR readout system and Mentor Graphics HDL tools specifically design to automatize the

? Would AGH University consider to share with us the effort needed to prototype and characterize under radiation the critical blocks of the IFR data acquisitions ?





Conclusions:

While the prototype electronics which was designed so far allowed us to build a working small scale prototype, when preparing for the final system we should aim for a front end design based on suitable ASICs.

Also, while waiting for final estimates on the radiation rates in and around the detector, we should be prepared to estimate the costs and the performance toll of designing the front end electronics and latency buffers using radiation mitigation techniques.

In both tasks as well as in the large scale characterization of the SiPM devices needed for the construction of the IFR, the AGH University of Science and Technology in Krakow would be a very welcome partner.



SuperB IFR electronics : APPENDIX A: schematic diagrams of some key parts of the "IFR_ABCD" board: individual SiPM bias



25

SuperB IFR electronics : APPENDIX A: schematic diagrams of some key parts of the "IFR_ABCD" board: individual amplifier channel with input MMCX connector and analog monitor output (also on MMCX connector)





SuperB IFR electronics : APPENDIX A: schematic diagrams of some key parts of the "IFR_ABCD" board: dual comparator channel with pulse shaping (T_width \approx 20ns)



di Fisica Nucleare

SuperB-IFR numerology:

• Barrel: N_Barrel = 3600 scintillator bars (quoting G. Cibinetto)

Assuming:

• readout in TIMING mode with N_th (=2) thresholds: both the high threshold (2.5 p.e. for instance) and the low threshold (1.5 p.e. for instance) crossing times are acquired by the F.E., the second threshold crossing validating the first for better noise rejection.

- each scintillator is readout from N_sides (=2) ends
- -> total number of TDC channels: N_TDC_ch

N_TDC_board = N_TDC_ch / 64 = 225

W.Sands., Princeton Univ., 2003

Hopefully the tests on the prototype will show that it will be possible to keep: N_th = 1 but in the meantime it is better to brace for the worst!

outline of the IFR DAQ electronics: data bandwidth estimates WITH TIMING READOUT FOR BARREL SuperB-IFR numerology:

"Physics" rate : 500kHz/channel, in the hottest region, arising from:

- particle rate : $O(100 \text{Hz}) / \text{cm}^2$ (including background)
- dimensions of a detector element : < 400cm × 4cm (thickness 20mm)

(quoting R.Calabrese, W.Baldini, G.Cibinetto)

"Dark count" rate : for a 1mm² SiPM by FBK:

| (quoting R.Malaguti, L.Milano test results in Ferrara) | |
|--|------------------------|
| @ 0.5pe threshold | @ 2.5pe threshold |
| - @ 25°C, 34.4V: ≈ 360kHz | - @ 25°C, 35V: ≈ 20kHz |
| - @ 5°C, 33.8V: ≈ <mark>128kHz</mark> | - @ 5°C, 34V: ≈ 6.3kHz |
| | |

III The "dark count" rate scales with the sensor's area and we don't know yet which would be the final area of the sensor of choice (a 4mm² is also being considered)

III We need to have, on each processing channel, one comparator with a low threshold (0.5pe? 1.5pe? Only prototype test will tell) \rightarrow it's TDC input will see the highest rate.

SuperB IFR electronics : APPENDIX B: estimates of number of channels, hit rates, triggered data bandwidth outline of the IFR DAQ electronics: data bandwidth estimates WITH TIMING READOUT FOR BARREL

if we do L1 trigger matching on board

--- BARREL

- assuming a 150ns trigger window
- assuming that trigger matching is performed at the front end cards
- assuming a "hit rate per scintillating element" of 1MHz per channel in the barrel (500Khz of "physics" + 500KHz of dark count rate because of the low threshold needed to improve timing precision)

- assuming that an event from an "IFR_TDC" board is built like outlined below:

•Header = Board ID + Frame ID (allows to reconstruct <u>ABSOLUTE</u> timing for hit records) : 12 Byte

• Channel ID + hit timing information <u>RELATIVE</u> to beginning of frame : 4 Byte per Hit

• Trailer = L1_Trigger_Data + WordCount + error code: 12 Byte

- assuming that on each TDC half of the channels has a 1MHz input rate and half has a 500KHz input rate \rightarrow

The TDC event size and data rates can be estimated as follows:

and thus the "trigger matched" data rate produced by each "IFR_TDC" is:

<"IFR_TDC" data rate> = 150KHz * 0.06kB ≈ 9MB/s

outline of the IFR DAQ electronics: data bandwidth estimates WITH TIMING READOUT FOR BARREL

For bars read out in "binary" mode N_sides has settled to: 1

outline of the IFR DAQ electronics: data bandwidth estimates WITH BINARY READOUT FOR ENDCAP SuperB-IFR numerology:

"Physics" rate : 500kHz/channel, in the hottest region, arising from:

- particle rate : $O(100 \text{Hz}) / \text{cm}^2$ (including background)
- dimensions of a detector element : < 400cm × 4cm (thickness 20mm)

(quoting R.Calabrese, W.Baldini, G.Cibinetto)

"Dark count" rate : for a 1mm² SiPM by FBK:

outline of the IFR DAQ electronics: data bandwidth estimates WITH BINARY READOUT FOR ENDCAP

if we do L1 trigger matching on board

```
- assuming a 150ns trigger window
```

```
- assuming that trigger matching is performed at the front end cards
```

```
- assuming a "hit rate per scintillating element" of 600kHz per channel in the endcaps (500Khz of "physics" + 100KHz of dark count rate because in the endcap we can set a higher threshold w.r.t the barrel)
```

- assuming that an event from an "IFR_BiRO" board is built like outlined below:

```
Header = Board ID + Frame ID (allows to reconstruct <u>ABSOLUTE</u> timing for hit records)
: 12 Byte
```

•8 samples within the trigger window for all 128 inputs \rightarrow 8 * (128/8) = 128 Byte

•Trailer = L1_Trigger_Data + WordCount + error code: 12 Byte

```
The "IFR_BiRO" event size and data rates can be estimated as follows:

"IFR_BiRO" event size> = 12 + 128 + 12 ≈ 0.152kB

and thus the "<u>trigger matched</u>" data rate produced by each "IFR_BiRO" is:

"IFR BiRO" data rate> = 150KHz * 0.152kB ≈ 22.8MB/s
```


outline of the IFR DAQ electronics: data bandwidth estimates WITH BINARY READOUT FOR ENDCAP

