# Porting to GPU, experience from Experimental-HEP

Dr. Tony Di Pilato tony.dipilato@cern.ch 13th October 2022

### The heterogeneous computing scenario

- CPUs development *can no longer provide* the highest computing performance that complex applications require
- GPUs have been largely considered as the suitable *accelerators* to exploit for fast and parallel operations, due to their optimized architecture
  - Parallel-thinking approach is key for the design of new algorithms
  - Complex deep neural networks can be trained in a few hours rather than a few days

### A problematic variety of choices

Several vendors...



**Tony Di Pilato** 

# A problematic variety of choices

Several vendors...



... with different programming languages







# A problematic variety of choices

Several vendors...



### **Code duplication,** hard to maintain!

... with different programming languages



AMDA ROCM



- Performance portability solutions have become an interesting solution
  - > Write code once, compile for different backends at the same time, execute on target platform
  - Not all the technologies provide close-to-native backend performance
- Portable code can be maintain easily and support new accelerators
- R&D with the Patatrack team @ CERN mainly focuses on 3 APIs
  - ➢ Alpaka
  - ➢ Kokkos
  - >SYCL OneAPI

- Performance portability solutions have become an interesting solution
  - > Write code once, compile for different backends at the same time, execute on target platform
  - Not all the technologies provide close-to-native backend performance
- Portable code can be maintain easily and support new accelerators
- R&D with the Patatrack team @ CERN mainly focuses on 3 APIs

> Alpaka

Kokkos

>SYCL OneAPI

Chosen by the CMS experiment as the performance portability technology for Run 3

- Performance portability solutions have become an interesting solution
  - > Write code once, compile for different backends at the same time, execute on target platform
  - Not all the technologies provide close-to-native backend performance
- Portable code can be maintain easily and support new accelerators
- R&D with the Patatrack team @ CERN mainly focuses on 3 APIs

➢ Alpaka

≻ Kokkos

>SYCL OneAPI

Discarded by CMS for multiple reasons (lack of performance wrt alpaka, ...)

- Performance portability solutions have become an interesting solution
  - > Write code once, compile for different backends at the same time, execute on target platform
  - Not all the technologies provide close-to-native backend performance
- Portable code can be maintain easily and support new accelerators
- R&D with the Patatrack team @ CERN mainly focuses on 3 APIs

≻ Alpaka≻ Kokkos

> SYCL/OneAPI

Promising candidate on longer term, but still with several missing features

# The alpaka portability library

- Abstraction Library for Parallel Kernel Acceleration
  - Developed and maintained at HZDR (Helmholtz-Zentrum-Dresden-Rossendorf) and CASUS (Center for Advanced Systems Understanding)
- C++ header-only library
  - No need for installation
  - Currently on C++17 standard
- Supports a wide range of compilers (g++, clang, ...)
- Several backends supported
  - CPU serial and parallel execution (std::thread or TBB)
  - NVIDIA GPU (CUDA)
  - AMD GPU (HIP/ROCm)
  - Intel GPU and FPGAs (SYCL) under development

alsaka



- Programming strategy inspired by CUDA
  - Easy porting CUDA-to-alpaka
  - Same way of organizing the work division *Grids-Blocks-Threads* + additional abstraction layer *Elements* that can be exploited for vectorization



- Programming strategy *inspired by* CUDA
  - Easy porting CUDA-to-alpaka
  - Same way of organizing the work division *Grids-Blocks-Threads* + additional abstraction layer *Elements* that can be exploited for vectorization
- Performance is close to the native backend
  - No overhead wrt to native CUDA or HIP
  - The serial backend showed sometimes slightly better performance wrt to native CPU code (but might be because of alpaka's optimization of the code)



- Programming strategy inspired by CUDA
  - Easy porting CUDA-to-alpaka
  - Same way of organizing the work division *Grids-Blocks-Threads* + additional abstraction layer *Elements* that can be exploited for vectorization
- Performance is close to the native backend
  - No overhead wrt to native CUDA or HIP
  - The serial backend showed sometimes slightly better performance wrt to native CPU code (but might be because of alpaka's optimization of the code)
- Alpaka objects behave like shared\_ptrs → must be passed by value or const reference

alsaka

- Programming strategy inspired by CUDA
  - Easy porting CUDA-to-alpaka
  - Same way of organizing the work division *Grids-Blocks-Threads* + additional abstraction layer
     *Elements* that can be exploited for vectorization
- Performance is close to the native backend
  - No overhead wrt to native CUDA or HIP
  - The serial backend showed sometimes slightly better performance wrt to native CPU code (but might be because of alpaka's optimization of the code)
- Alpaka objects behave like shared\_ptrs → must be passed by value or const reference
- native buffers (vectors, arrays, ...) must be ported to alpaka buffers, which don't have a default constructor

### **Current developments with alpaka**

- The standalone version of the CMS pixel track and vertices reconstruction has been fully ported to alpaka
  - CMSSW-like framework
  - Optimized memory management through the caching allocator which reuses memory
  - Code is compiled once, and can be run on multiple backends while splitting the jobs between them
- The CLUE clustering algorithm for the future CMS-HGCAL detector has been integrated in the same type of framework and ported to alpaka
  - 2D version (published in 2020) has been ported from native cuda to alpaka
  - The new 3D version has been ported from native CMSSW serial implementation to alpaka → Performance will be presented at ACAT late this month

### **Current developments with alpaka**

- alpaka is being easily integrated in CMSSW!
  - some refinements are still ongoing
  - we should be able to use it in production after the Christmas break
- A simple guide to port CUDA code to alpaka in CMSSW (and not only) can be found <u>here</u>
  - Some helper functions are user-defined in the testbed framework and not natively available (you can find them <u>here</u>, i.e. in *alpakaMemory.h* and *alpakaWorkDiv.h*)

# Sample code comparison (CPU-alpaka)

#### class CLUEAlgoSerial {

~CLUEAlgoSerial() = default;

void makeClusters(PointsCloud const &host\_pc);

PointsCloudSerial d\_points;

std::array<LayerTilesSerial, NLAYERS> hist\_;

#### private:

**Tony Di Pilato** 

float dc\_;
float rhoc\_;
float outlierDeltaFactor\_;

void setup(PointsCloud const &host\_pc);

#### amespace ALPAKA\_ACCELERATOR\_NAMESPACE { class CLUEAlgoAlpaka { public: // constructor CLUEAlgoAlpaka() = delete; explicit CLUEAlgoAlpaka(float const &dc, float const &rhoc, float const &outlierDeltaFactor, Queue stream, uint32 t const &numberOfPoints) : d\_points{stream, numberOfPoints}, queue\_{std::move(stream)}, dc\_{dc}, rhoc\_{rhoc}, outlierDeltaFactor\_{outlierDeltaFactor} { init\_device(); ~CLUEAlgoAlpaka() = default; void makeClusters(PointsCloud const &host\_pc); PointsCloudAlpaka d\_points; LayerTilesAlpaka<Acc1D> \*hist\_; cms::alpakatools::VecArray<int, maxNSeeds> \*seeds\_; cms::alpakatools::VecArray<int, maxNFollowers> \*followers\_; private: Queue queue\_; float do\_; float rhoc\_; float outlierDeltaFactor\_; std::optionalkcms::alpakatools::device\_buffer<Device, LayerTilesAlpaka<Acc1D>[]>> d\_hist; std::optional<cms::alpakatools::device\_buffer<Device, cms::alpakatools::VecArray<int, maxNSeeds>>> d\_seeds; std::optional<cms::alpakatools::device\_buffer<Device, cms::alpakatools::VecArray<int, maxNFollowers>[]>> d\_followers; // private methods void init\_device(); void setup(PointsCloud const &host\_pc);

Porting to GPU, experience from Experimental-HEP

// namespace ALPAKA\_ACCELERATOR\_NAMESPACE

# Sample code comparison (CUDA-alpaka)

#### class CLUEAlgoCUDA {

#### public:

#### // constructor

#### CLUEAlgoCUDA() = delete;

explicit CLUEAlgoCUDA(float const &dc, float const &rhoc, float const &outlierDeltaFactor, cudaStream\_t stream)
 : d\_points{stream}, dc\_{dc}, rhoc\_{rhoc}, outlierDeltaFactor\_{outlierDeltaFactor}, stream\_{stream} {
 init\_device();

#### }

#### ~CLUEAlgoCUDA() = default;

void makeClusters(PointsCloud const &host\_pc);

PointsCloudCUDA d\_points;

LayerTilesCUDA \*hist\_; cms::cuda::VecArray<int, maxNSeeds> \*seeds\_; cms::cuda::VecArray<int, maxNFollowers> \*followers\_;

#### private:

float dc\_;
float rhoc\_;
float outlierDeltaFactor\_;
cudaStream\_t stream\_ = nullptr;
cms::cuda::device::unique\_ptr<LayerTilesCUDA[]> d\_hist;
cms::cuda::device::unique\_ptr<cms::cuda::VecArray<int, maxNSeeds>> d\_seeds;
cms::cuda::device::unique\_ptr<cms::cuda::VecArray<int, maxNFollowers>[]> d\_followers;

### // private methods void init\_device();

void setup(PointsCloud const &host\_pc);

#### amespace ALPAKA\_ACCELERATOR\_NAMESPACE {

class CLUEAlgoAlpaka {

#### public:

// constructor
CLUEAlgoAlpaka() = delete;

- explicit CLUEAlgoAlpaka(float const &dc,
  - float const &rhoc.

#### float const &outlierDeltaFactor,

Queue stream,

- uint32\_t const &numberOfPoints)
- : d\_points{stream, numberOfPoints},
- queue\_{std::move(stream)},
  dc\_{dc},
- rhoc\_{rhoc},
- outlierDeltaFactor\_{outlierDeltaFactor} {
- init\_device();

#### ~CLUEAlgoAlpaka() = default;

void makeClusters(PointsCloud const &host\_pc);

#### PointsCloudAlpaka d\_points;

LayerTilesAlpaka<Acc1D> \*hist\_; cms::alpakatools::VecArray<int, maxNSeeds> \*seeds\_; cms::alpakatools::VecArray<int, maxNFollowers> \*followers;

#### private:

```
Queue queue_;
float dc_;
float rhoc_;
float outlierDeltaFactor_;
```

std::optional<cms::alpakatools::device\_buffer<Device, LayerTilesAlpaka<Acc1D>[]>> d\_hist; std::optional<cms::alpakatools::device\_buffer<Device, cms::alpakatools::VecArray<int, maxNSeeds>>> d\_seeds; std::optional<cms::alpakatools::device\_buffer<Device, cms::alpakatools::VecArray<int, maxNFollowers>[]>> d\_followers;

```
// private methods
void init_device();
```

void setup(PointsCloud const &host\_pc);

```
// namespace ALPAKA_ACCELERATOR_NAMESPACE
```

### **Tony Di Pilato**

# Sample code comparison (kernels)

```
void KernelComputeHistogram(std::array<LayerTilesSerial, NLAYERS> &d_hist, PointsCloudSerial &points) {
 for (unsigned int i = 0; i < points.n; i++) {</pre>
   // push index of points into tiles
   d_hist[points.layer[i]].fill(points.x[i], points.y[i], i);
_global__ void kernel_compute_histogram(LayerTilesCUDA* d_hist, pointsView* d_points, int numberOfPoints) {
 int i = blockIdx.x * blockDim.x + threadIdx.x;
 if (i < numberOfPoints) {</pre>
   // push index of points into tiles
   d_hist[d_points->layer[i]].fill(d_points->x[i], d_points->y[i], i);
  // kernel
struct KernelComputeHistogram {
 template <typename TAcc>
 ALPAKA_FN_ACC void operator()(const TAcc &acc,
                              LayerTilesAlpaka<Acc1D> *d_hist,
                              pointsView *d_points,
                              uint32_t const &numberOfPoints) const {
   // push index of points into tiles
   cms::alpakatools::for_each_element_in_grid(
       acc, numberOfPoints, [&](uint32_t i) { d_hist[d_points->layer[i]].fill(d_points->x[i], d_points->y[i], i); });
```

**CPU serial**: loops over all the points

**GPU CUDA**: each thread execute the same instruction with a different point

**CPU/GPU alpaka**: same as CUDA, with a user-defined helper function that accounts for the additional **elements** abstraction layer

### **Tony Di Pilato**

# The alpaka portability library

- The latest alpaka documentation can be found <u>here</u>
  - Cheatsheet available
  - Deeper explanation of the abstraction layers
  - Various details
- alpaka has been tested on
  - CPU (serial and TBB backends)
  - NVIDIA GPU (Tesla T4, V100, A10)
  - AMD GPU (preliminary tests, as AMD GPU are not supported yet in CMSSW)

and showed *equivalent performance* to the native backends

# SYCL/oneAPI



- Abstraction layer for heterogeneous computing
  - Maintained by Khronos group
- Intel developed **DPC++**, an open source project to introduce SYCL for LLVM and oneAPI
- Several implementations to support different backends
  - Intel CPUs, Intel GPUs, Intel FPGAs
  - NVIDIA GPU (experimental tested)
  - AMD GPU (experimental)
- As for now, SYCL is still in active development and not considered for complex applications



- Primary goal is to achieve closer convergence with ISO C++
  - In theory, all the host code can be compiled with a standard C++ compiler



- Primary goal is to achieve closer convergence with ISO C++
  - In theory, all the host code can be compiled with a standard C++ compiler
- Performance can be higher than the native backend on CPU
  - SYCL optimizes CPU execution through TBB and vectorization



- Primary goal is to achieve closer convergence with ISO C++
  - In theory, all the host code can be compiled with a standard C++ compiler
- Performance can be higher than the native backend on CPU
  - SYCL optimizes CPU execution through TBB and vectorization
- Official tool to support parallel programming on future (yet unreleased) Intel GPUs



- Primary goal is to achieve closer convergence with ISO C++
  - In theory, all the host code can be compiled with a standard C++ compiler
- Performance can be higher than the native backend on CPU
  - SYCL optimizes CPU execution through TBB and vectorization
- Official tool to support parallel programming on future (yet unreleased) Intel GPUs
- Some C++ features are unavailable due to portability reasons (i.e. usage of function pointers or call virtual functions inside kernels)



- Primary goal is to achieve closer convergence with ISO C++
  - In theory, all the host code can be compiled with a standard C++ compiler
- Performance can be higher than the native backend on CPU
  - SYCL optimizes CPU execution through TBB and vectorization
- Official tool to support parallel programming on future (yet unreleased) Intel GPUs
- Some C++ features are unavailable due to portability reasons (i.e. usage of function pointers or call virtual functions inside kernels)
- CUDA and HIP backends are still experimental



- Primary goal is to achieve closer convergence with ISO C++
  - In theory, all the host code can be compiled with a standard C++ compiler
- Performance can be higher than the native backend on CPU
  - SYCL optimizes CPU execution through TBB and vectorization
- Official tool to support parallel programming on future (yet unreleased) Intel GPUs
- Some C++ features are unavailable due to portability reasons (i.e. usage of function pointers or call virtual functions inside kernels)
- CUDA and HIP backends are still experimental
- Programming strategy slightly different from CUDA and porting requires generally more efforts



- Primary goal is to achieve closer convergence with ISO C++
  - In theory, all the host code can be compiled with a standard C++ compiler
- Performance can be higher than the native backend on CPU
  - SYCL optimizes CPU execution through TBB and vectorization
- Official tool to support parallel programming on future (yet unreleased) Intel GPUs
- Some C++ features are unavailable due to portability reasons (i.e. usage of function pointers or call virtual functions inside kernels)
- CUDA and HIP backends are still experimental
- Programming strategy slightly different from CUDA and porting requires generally more efforts
- Several hidden compiler flags that performs optimizations
  - In our experience, this sometimes leads to *different and/or unexpected results* wrt to native application

### **Current developments with SYCL**

- The standalone version of the CMS pixel track and vertices reconstruction *is being ported to SYCL*
  - Several issues to be solved and missing features
  - The CUDA-compatible compiler for SYCL (experimental) cannot be used in a complex framework (still investigating)
- The CLUE clustering algorithm has been integrated in the same type of framework and ported to SYCL
  - Only 2D version (published in 2020) has been ported from native cuda to SYCL for now
- A simple and experimental guide to port CUDA code to SYCL can be found <u>here</u>
- Tests have been made on Intel CPUs, unreleased Intel GPU and the same NVIDIA GPUs mentioned earlier in this talk

# Sample code (kernels)

void kernel\_compute\_histogram(LayerTilesSYCL \*d\_hist, view \*d\_points, int const &numberOfPoints, sycl::nd\_item<1> item) {
 int i = item.get\_group(0) \* item.get\_local\_range().get(0) + item.get\_local\_id(0);
 if (i < numberOfPoints) {
 // push index of points into tiles
 // push index of points into tiles</pre>

d\_hist[d\_points->layer[i]].fill(d\_points->x[i], d\_points->y[i], i);

.

**SYCL:** Work division is similar to CUDA, but different syntax

# Sample code comparison (kernel launch)

kernel\_compute\_histogram<<<<gridSize, blockSize, 0, stream\_>>>(d\_hist.get(), d\_points.view(), host\_pc.x.size());

### **CUDA** baseline

auto WorkDiv1D = cms::alpakatools::make\_workdiv<Acc1D>(gridSize, blockSize); alpaka::enqueue(

queue\_,

alpaka::createTaskKernel<Acc1D>(WorkDiv1D, KernelComputeHistogram(), hist\_, d\_points.view(), d\_points.n));

### **alpaka:** kernels are enqueued in task objects

(\*queue\_).submit([&](sycl::handler &cgh) {
 //SYCL kernels cannot capture by reference - need to reassign pointers inside the submit to pass by value
 auto d\_hist\_kernel = d\_hist;
 auto num\_points\_kernel = d\_points.n;
 cgh.parallel\_for(sycl::nd\_range<1>(gridSize \* blockSize, blockSize), [=](sycl::nd\_item<1> item) {
 kernel\_compute\_histogram(d\_hist\_kernel, d\_points\_view, num\_points\_kernel, item);
 });
});

**SYCL:** kernel launched as a lambda

### **Tony Di Pilato**

### **Final considerations**

- Performance portability libraries are a *must-seeked solution* for large HPC centers
  - Nowadays, it is impossible to get the very same high-performance device on each machine of a cluster due to many reasons
  - Intel is coming into the "GPU-game" in the near future
- The impression that we got in the last year(s) of testing is that the best option (if NVIDIA GPUs are being used) is to currently use alpaka for several reasons:
  - 1. Can also exploit AMD GPUs in heterogeneous data centers
  - 2. Its syntax is easy to understand if CUDA is known, and porting is relatively easy
  - 3. SYCL backend is also under development, so alpaka *is expected to support also* Intel FPGAs and GPUs in future

### **Final considerations**

- Is it worth considering SYCL into the game? **YES**
- The main reason is that the team maintaining SYCL is consolidated and has a stable financial support for the future (Intel is somewhere there, behind the curtain)
- The alpaka team relies on a few people (although funds are secured until 2027 at HZDR and 2038 at CASUS) and sometimes struggles to support users' requests
  - In HEP (in particular CMS @ CERN), <u>Dr. Andrea Bocci</u> is the most qualified person to give additional information about alpaka and its usage in CMSSW. He often open requests/issues as a user and have active discussions with the alpaka team (and sometimes implements the needed features himself).