# **Characterization of Josephson junctions for JTWPA at T = 0.3K**

<u>V. Granata</u>°, C. Mauro°, C. Barone°, G. Carapella°, L. Fasolo\*, E. Enrico\* and S. Pagano° for the DARTWARS collaboration

Physics Department, University of Salerno, Italy
\*INRiM, Turin, Italy
INFN, Italy









• Experimental setup

Outline

- Samples description
- Preliminary results
- Conclusions and outlook

### **Cryogenic setup**



### **Oxford Heliox VL <sup>3</sup>He cryostat**



![](_page_2_Figure_5.jpeg)

![](_page_3_Picture_0.jpeg)

![](_page_3_Figure_1.jpeg)

![](_page_4_Picture_0.jpeg)

![](_page_5_Figure_0.jpeg)

### **IN/OUT** measurement of frequency response with sample bypassed

![](_page_6_Figure_2.jpeg)

Input Power = -30 dBm Amplifier gain 40 dB

#### **Results:**

- Overall coax lines attenuation@1GHz = 17 dB
- Beside a geometrical resonance at 6 GHz, the frequency response decreases linearly of 10 dB from 1 to 14 GHz (the amplifier bandwidth)

# **JTWPA: samples description**

#### Design and production by the Istituto Nazionale di Ricerca Metrologica (INRiM, Turin, Italy)

Two designs of JTWPA have been realized:

**gen.1 (X\_52)** is made by a repetition of N = 990 elementary cells, cell size 63  $\mu$ m, total length  $\approx$  6.25 cm. Each cell is made by a parallel of a JJ and an inductor (RF SQUID).

Substrate: p-doped, 100 oriented, Si/SiO<sub>2</sub>(300nm) The geometry is defined by a single-step (EBL) process. (LONG PROCESS)

JJs: Al(30 nm)/Al-Ox/Al(80 nm) deposited by a ultra-low pressure electron beam evaporator, equipped with a tiltable sample holder that ensure the possibility to create exploiting the Niemeyer-Dolan technique.

Design parameters:

- Critical current of Josephson junctions:  $I_c = 2 \mu A$
- Josephson junction capacity: *C* = 200 fF
- Inductance of the Josephson junction at the working point:  $L_J$  = 258.5 pH
- Geometric inductance:  $L_g = 120 \text{ pH}$
- Plasma frequency:  $v_p = 38$  GHz
- Resonator quality factor: Q = 100

8 test units (PCU) are present on both sides of the chip for JJ characterization

![](_page_7_Figure_14.jpeg)

### **JTWPA: sample fabrication process**

The **test units** present on the JTWPA chip X\_52, figure a), reproduce the JTWPA cells but without the RF SQUID structure: in each cell is eliminated alternatively the JJ, figure b), or the inductor figure c).

![](_page_8_Figure_2.jpeg)

![](_page_9_Figure_0.jpeg)

DC characterization of test structures X 52A c:

- T = 0.350 K
- $I_c = 1.6 \ \mu A$ , 1.9  $\mu A$  and 2.3  $\mu A$
- $R_n = 237 \Omega \rightarrow 79 \Omega/junction$

X\_52A\_d:

Short

X\_52C\_f:

IV critical currents are too high at 300 mK, probable short in the tunnel barrier

**DC Measurement Results** 

The measurements of other test junction in the same chip give open or short circuits, due to damaged JJs. The damage of the JJs is most probably due to ESD discharges during the chip mounting procedure (bonding, chip and sample holder handling). This procedure has to be revised to eliminate the problem

# **JTWPA: samples description**

#### gen 2 chips

#### ID\_013\_01 JTWPA

Complete redesign of TW

Added lumped resonant structure for resonant phase matching

No EBL lithography (faster turnaoround)

Added Ti underlayer for base electrode to improve surface uniformity

#### SUB\_02 Test chip

Test chip with several JJ arrays with 1 to 5 junctions JJ resistance measured at MIB at room temperature

Chips delivered ID\_013\_01\_A JTWPA ID\_013\_01\_B JTWPA SUB\_02\_F test JJ arrays SUB\_02\_J test JJ arrays

	ID	Array	N° di JJs	Resistenza in	Resistenza
		_		stato normale	normalizzata
				$[\pm 0.05 \Omega]$	sul numero di
					JJs [Ω]
	Sub_02_F	L1	5	64.26	12.85
	Sub_02_F	L2	4	52.68	13.17
	Sub_02_F	L3	1	15.18	15.18
	Sub_02_F	L5	2	28.10	14.05
	Sub_02_F	L6	3	40.26	13.42
	Sub_02_F	L7	5	66.34	13.27
	Sub_02_F	R1	5	47.43	9.49
	Sub_02_F	R2	4	39.02	9.76
	Sub_02_F	R3	1	11.03	11.03
	Sub_02_F	R5	2	21.15	10.58
	Sub_02_F	R6	3	29.36	9.79
	Sub_02_F	R7	5	46.58	9.32

![](_page_10_Figure_11.jpeg)

ID 013 01 PORT 1 PORT 2

#### DC characterization of JTWPA gen 2

![](_page_11_Figure_1.jpeg)

## **DC Measurement Results**

#### chip SUB\_02F

The I-V curves show signatures of superconducting gap (see dV/dI plots) No critical current visible.

At T = 400 mK one at least of the junction electrodes is still in the normal state.

This is most probably due to the bilayer Ti(5nm)/Al(25nm) used as base electrode which has decreased its Tc below 400 mK

Therefore it is not possible to test the RF properties of JTWPA

### **Conclusions**

We have tested 2 types of JTWPA: X\_52 and ID\_013\_01 and a test chip: SUB\_02

The cryogenic setup works down to 300 mK but we are facing thermal stability problems at the base temperature, that will be addressed.

The RF setup works and we have performed a basic characterization

The DC measurements of the 1° generation JTWPA (X\_52) show JJ with critical current in the correct range, but with a relatively high dispersion.

The chip is very sensitive to ESD and a more accurate handling procedure is necessary

The 2° generation chips (both ID\_013\_01 and SUB\_2) do not show critical currents down to 350 mK. The opening of superconducting gap is evident at 400 mK but at least one of the electrodes is still in the normal state.

After discussion with colleagues at INRIM, we have concluded that this is due to the presence of a bi-layer Ti/Al as base electrode in the 2<sup>nd</sup> generation chips, which strongly decreases its critical temperature. Such bilayer will be eliminated in next chips

![](_page_12_Figure_8.jpeg)

# **Preliminary Results**

### The Salerno group

![](_page_13_Picture_2.jpeg)

![](_page_13_Picture_3.jpeg)