micro-RWELL & resistive detectors activity

URANIA BOARD MECHANICS & HV FILTERS











- Leaks on some filters probably due to wrong cleaning procedure and/or no passivation.

٠

URANIA BOARD FEE









PAD-TOP COUPLING





DS0-X 3034A, MY51452008: Tue Jun 21 12:31:21 2022





ANALOG SECTION

NOISE: NO HV CABLE/CONNECTOR

1	100/	2	31	0♥/ <mark>4</mark>			2.220s	10.0	10s/ T	rigger	¥ 2	4	380
	10 n	nV/div						10) ms/c	iv	••	KEYS	
	a, ingka ng <mark>b</mark> alaggi da. Kalaka Stelan, ang ba	raditiva setti s. Satisfashi Dogati			and the last parts of the second s		drokterne*de wieku stando		ndhoogergald. National an			Normali 10.0MSa	e e i/s
ţ	1 Na W. S. Jersey, V	MALONARY S	R.M. M.M.M.M.Co.	1000 M 100 M 100 M	STEAL STATISTICS	MANDARCOS		NAME OF TAXABLE	Karayagan Naber Pa	A rough and interest	:: DC	Canali 50Ω	∷ 1.00:1
		يەر بەر بەر را يەر 1990 - يەر بەر بەر	ւ ։ Արհ. սին	,	والم يحمد ما يعلمه		and the second	us la rundur d		» بر المحسر الم	DC DC DC	50Ω 50Ω	1.00:1 1.00:1 1.00:1
		ulitutat.	nta dara sa arti.	history and		i i da da ser da ser de se Terre de ser d			and Name (1976).				
ţ,	And I have been been been been been been been be	יין אין אין אין אין אין אין אין אין אין	United and the second	APPANET	NT THE ACT OF A CONTRACT OF	and a later of the second s	ANTIALARA MILA	AND TANK AND A	WARNING THE T	Contraction of the			
	ا بالعظ ملح الس		هيد بيا زيل) وليت	, (1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.	وفالمنا بالمقامين	an di di d ala su		ana da ang	ي. ايلىتى الى ي	م فراية ، بيا قرار عد			
64	anu Micualia					-							
\sim Persistenza \sim		Cancella Persistenza		Cancella Visualizzazione		€ Griglia Massima		0	Intensit: 60%	à			

SELECTABLE OUTPUT POLARITY





DISCRIMINATOR OUT

- PRE MAX OUTPUT SWING: +/- 3V (≃ 2pC)
- SHAPER MAX OUTPUT SWING: $V_S 0.5V$ (V_S max = +/- 13V)
 - GAIN = 10 \rightarrow max V_{IN} \simeq 1.3 V





12 OUTC

10 ____ EN 9 ____ GND2

CONCLUSIONS

MAIN FEATURES (ANALOG SECTION)

- CR-110 + CR-200 1us
- Gain \equiv 4 mV/fC (4.65 mV/fC @ C_{IN} = 0)
- $Q_{IN} SAT \equiv 1 pC$
- Input Noise \equiv 1.5 fC (measured rms)
- CR110 input noise \equiv 4 erms/pF x 2nF ** \equiv 1.3 fC
- N. 2 channels
- Positive/Negative input polarity
- Preamplifier Out (x2)
- Shaper Out (x2)
- ** TOP PAD capacitance

NB: FWHM \equiv 2.4 x Shaping Time

MAIN FEATURES (DIGITAL SECTION)

- 2 x V_{TH} sensing/setting
- 24 bits counter
- SPI interface
- Totally insulated control/readout lines
- Single Channel digital Output (positive/1.5V)
- AND Output (positive/1.5V)
- Threshold scan capabiliy
- EXCEL data file
- PyQt5 control GUI

SRPC FEE



NOMINAL GAIN 25 mV (Test Pulse) x 2.2 pF x 1.4 mV/fC (CR-110) x 2 (AO) x 10 (CR-220) x 0.5 (line termination) = 770 mV/55 fC = 14mV/fC

55 fC

2021 URANIA FEE





RWELL - FEE

APV25 Main Features (2001)



VFAT3 - CMS Upgrades (GEM Readout) - first submission: 2017



- 128 channel chip
- Read +ve/–ve charge from GEM detectors
- Provide tracking and trigger information
 - Trigger : Fixed latency, granularity 2-4 channels
 - Tracking : Full granularity after LV1A
- LV1A capability: LV1A latency up to 20us, LV1A rate up to 1MHz
- Time resolution < 7.5ns (with detector).
- Integrated calibration and monitoring functions
- Interface to and from the GBT at 320 Mbps.
- Radiation resistant up to 100MRads (up to 1MRad needed for the muon application)
- Robust against single event effects

Key Parameter	Comment							
Detector charge	Positive & Negative							
polarity								
Detector Cap. range	9-88 pF							
Peaking Times (Tp)	25, 50, 75, 100, ns							
Programmable gain	$1_25 - 50$ (npV/fC)							
Max Dynamic range ^{syn} Pread R Share	20 dram(0), 50, skAQ, (200)							
Linearity	<1% of DR							
Power consumption								
(Calibration) Stars Supply	1.2 V + + → au							
Nonitoring)	~ ^{\$} '900e ^{tr} ('T ^{egiste} t 00ths, Cd=30pF)							
Technology	TSMC 130nm							



VFAT3 – Readout Architecture (I)



TRACKING DATA PATH

TRIGGER DATA PATH



COMMON PORT



TRACKING PATH

TRIGGER PATH

COMMON PORT



- ★ time tag LV1a latency extended beyond 12.5us (designed to 26.5)
- ★ Max LVI a rate beyond IMHz



A. Input stage inel. The cole of the input stage is to amplify the weak current delivered by the GEM anode while keeping the electronic two

the time foro be ping _{Qn} l by∎ ine-DCs n is ock. d tc gged gue

nann

noise as low as possible.

A noise target of 1500 electrons rms for for the maximum detector capacitance of 100 pF has been set. A PMOS input transistor has been chopen, because in the inselected process it offers a smaller $\frac{1}{f}f$ noise. A 6 bit DAC generates the bias current of the input stage, providing an adjustable range from 1 mA to 4 mA. In this way, the current in the input stansist of 4 cafrende to provide the required noise level for the given de capacitance, optimizing the overall power dissipation in system. All current sources in the CSA have been carefully igned stop have the minimum value of g_m at a given current, us minimizing the noise injected by the bias circuits. To guarantee low cross-talk, the open-loop gain of the amplifier should be large enough TIGER FRONT-END MAIN FEATURES

very good (< 0.2%) up to 40 fC

2. Back-annotation to calibrate the internal pulse gene 3. ToT curve due to the intrinsic non-linear pulse durat



Outlook







References



VMM3 (ATLAS MUON UPGRADES - MicroMegas & sTGC)



- Mixed mode with peak & time analog output + address (externation of the second s
- Digital continuous with internal ADCs and 38-bit data at 2 outputs with 200MHz DDR, trigger-less or with external trigger and auto reset

• Level-0 processor external trigger mode with 64-deep latency FIFO programmable acceptance windows with 8b/10b encoding

VMM3 (ATLAS MUON UPGRADES - MicroMegas & sTGC)



VMM3 – THE ECOSYSTEM (≂ 20 k€)



"The RD51 collaboration has developed a hybrid front-end for triggerless SRS read-out system, incorporating initially VMM2 ASICs, the final version planned for mid 2016 will integrate VMM3 ASICs. Compared to the purely analogue APV ASICs, the VMM ASICs integrate both ADCs and Zero suppression, al- lowing for considerably higher readout bandwidth and trigger rates up to 1 MHz. The VMM2-based hybrid which has been tested by us integrates two VMM2 ASICs, corresponding to 128 channels. A FPGA contains the interface logic for Data, Trigger, Clock and Configuration (DTCC) via HDMI links to the SRS backbone"

*** a complete system should cost about 20 k€





SAMPA was designed by Sao Paulo University (Brasil) and Bergen University (Norway) for ALICE TPC and MCH systems

- TSMC CMOS 130 nm, 1.25V technology
- 32 channels, Front-end + ADC + DSP
- package size ≤15x15mm² (total footprint)
- ADC: 10-bit resolution, 10MS/s, ENOB>9.2
- DSP functions: pedestal removal, baseline shift corrections, zero-suppression
- Data transmission: up to 11 e-link at 320 Mbps to GBT, SLVS I/O
- Power < 32 mW/channel (Front End + ADC)

* ALICE TPC upgrade and the SAMPA asic [Christian Lippmann]

micro-RWELL & resistive detectors activity

TPC Mode

- Negative Input charge
- Sensor capacitance: 12 25 pF
- Sensitivity: 20mV/fC & 30mV/fC
- Noise: ENC ≤ 580 e⁻ @ 18.5pF
- Peaking time: ~160 ns, return to
- Baseline return: <500 ns

MCH Mode

- Positive input charge
- Sensor capacitance: 40–80 pF
- Sensitivity: 4mV/fC
- Noise: ENC ≤ 950 e- @ 40pF 1600 e- @80pF
- Peaking time: ~300 ns
- Baseline return: <550 ns

FATIC ASIC (New Development)



Analog Section:

- 32 Front-end channels:
 - Fast output: designed for timing measurements
 - Slow output: input signal acknowledgement and charge measurement
 - Global Bias: temperature and power supply independent, internal calibration, bias monitoring

Digital Section:

- Control Unit:
 - 320 MHz SLVS I/O link
 - Channel & Global bias adj. bits
 - TDC control

CSA settings:

- Input signal polarity: positive & negative
- Gain: High \approx 50mV/fC, Low \approx 10 mV/fC
- Recovery time: adjustable

Shaper settings:

Peaking time: 25ns, 5ons, 75ns, 10ons (polarity adj)

TDC resolution:

• 100ps (5 bits fine + 16 bits coarse)

LpGBT



IpGBT (Low Power Giga Bit Transceiver): radiation tolerant serializer/deserializer asic used to implement multiporpose high speed bidirectional OL

up to 2.56 Gbps in downlink and up to 10.24 Gbps in uplink

Provide distint path for timing and Trigger Control, Data Acquisition and Slow Control

It is possible to implement many input combination; ex: selecting uplink at 10.24 Gb/s with FEC5 it is possible to have 3 at 1.28 Gb/s, 4 at 640 Mb/s and 8 at 320 Mb/s

C	Output eLinks (down-link)									
Bandwidth [Mb/s]	80	160	320							
Maximum number	16	8	4							

Input eLinks (up-link)												
Up-link bandwidth [Gb/s]		5.12					10.24					
FEC coding	FEC5			FEC12			FEC5			FEC12		
Bandwidth [Mb/s]	160	320	640	160	320	640	320	640	1280	320	640	1280
Maximum number	28	14	7	24	12	6	28	14	7	24	12	6

THANKYOU