



The TimeSPOT1 ASIC

a 28 nm CMOS timing front-end ASIC



TimeSPOT1 ASIC



TimeSPOT1 Hybrid


Lorenzo Piccolo - INFN Torino

INFN workshop on Future Detector, IFD2022
17 October 2022



The ASIC


sensor pitch 55um




- 1024 channels organized in a 32×32 matrix of $55 \mu\text{m} \times 55 \mu\text{m}$ pixels ($2.6 \text{ mm} \times 2.3 \text{ mm}$)
- electronics pitch reduced in the horizontal direction ($50 \mu\text{m}$) → insensitive area reduction
- Local timing measurement → 3 MHz peak hit rate per channel, 200 kHz average.
- Power consumption under 1.5 W/cm^2



Timing Performance



pixel architecture



Timing performance
(electrical tests):

- CSA → < 20 ps
- Analog FE → ~ 50 ps
(Discriminator Issue)
- TDC → ~ 23 ps



Future Prospects




Figure: Hybrid test: off center ^{90}Sr source

