# APEIRON

# a heterogeneous computing platform for real-time inference

Paolo Cretaro

for the APEIRON team





### The INFN CSN-5 APEIRON Project Goals

- Offer hardware and software support for the execution on a system of multiple interconnected FPGAs of applications developed according to a dataflow programming model
- Map the directed graph of tasks on the distributed FPGA system and offer runtime support for the execution.
- Allow users with no experience in hardware design tools to develop their applications on such distributed FPGA-based platforms
  - Tasks are implemented in C++ using High Level Synthesis tools.
  - Simple **Send**/**Receive** C++ communication API.





### **APEIRON** rationale

# Abstract Processing Environment for Intelligent Read-Out systems based on Neural networks



- Input data from several different channels (data sources, detectors/sub-detectors).
- Data streams from different channels recombined through the processing layers using a low-latency, modular and scalable network infrastructure
- Distributed online processing on heterogeneous computing devices in *n* subsequent layers.
- Features extraction will occur in the first NN layers on FPGAs
- More resource-demanding NN layers can be implemented in subsequent processing layers.
- Classification produced by the NN in last processing layer (e.g. pid) will be input for the trigger processor/storage online data reduction stage for triggerless systems



## Why FPGA are good to implement NN for real-time inference

- FPGAs are chips made with a finite number of predefined resources with programmable interconnect to implement a reconfigurable digital circuit and I/O blocks
- FPGA adoption is driven by their flexibility, hardware-time speed, reliability and parallelism





- Customizable I/O and deterministic latency make them well suited expecially for TDAQ systems
- Improvements to silicon manufacturing process made them very interesting for heavy computation as well

## **Dataflow Programming Model is Natural on FPGA**



- Traditional Control Flow (CPU)
- Vector Processing (GPU...so to say)
- Dataflow paradigm (straightforward implementation on FPGA)
- FPGA: specialized hardware description languages (Verilog/VHDL) and design tools but recently...
- High level synthesis tools allows to describe datapaths in FPGA using high level software languages (C/C++).

### **Dataflow Programming Model is Natural on FPGA**

- Pipelined design can potentially produce a new output each clock cycle
- The greater the number of pipeline stages, the greater the latency
- Initiation interval (II): Number of clock cycles before the function can accept new input data. The lower, the higher the throughput
- Once latency is overcome a pipelined design yields one output per II clock cycles, irrespective of the number of pipeline stages (parallelism between stages)
- Increasing throughput through parallelism (replicate the number of pipelines)







### High Level Synthesis: write software, think hardware



HLS flow representation by Xilinx

#### HLS: C based design entry

High level instructions transposed to hardware components e..g. an array becomes an on-chip RAM Code annotations (pragmas) can "guide" the compiler e.g. array partition to access stored data in parallel

- Build tailored/custom processors
- Fast verification of the algorithm
- Detailed report about generated digital circuit
- Pragmas determines circuit topology

### **APEIRON HLS C++ Communication Primitives**

CPU



### APEIRON C++ HLS API

- send(msg, size, dest\_node, task\_id, ch\_id)

```
- receive (ch_id)
```

Where :

dest\_node are the n-Dim coordinates of the destination node (FPGA) in a n-Dim torus network.

task\_id is the local-to-node receiving task (kernel) identifier (0-3, 0-7).

ch\_id is the local-to-task receiving fifo (channel) identifier (0-127).



## **APEIRON HW IPs for low-latency FPGA communication**

11

9

3

1

Latency [us]

IPs implementing a direct network enabling low-latency communication between processing tasks deployed:

- on the same FPGA (intra-node comm.)
- on different FPGAs (inter-node comm.)
- Host Interface IP: Interface the FPGA logic with the host through the system bus.
  - PCI Express Gen3 → Gen4
- Network IP: Network channels and Applicationdependent I/O
  - APElink 32 Gbps → 64/100 Gbps
  - − UDP/IP over 1/10 GbE → 40/100 GbE
- **Routing IP:** Routing of intra-node and inter-node messages between processing tasks on FPGA.







### **APEIRON** – How to use it

- For Xilinx FPGAs, APEIRON leverages the Vitis flow to generate the bitstream
- HLS kernels are written in C++, there are no particular restrictions, apart from the toplevel interfaces (channels)
- A YAML configuration file is used to describe the kernels interconnection topology, specifying how many input/output channels they have



#### kernels:

- name: krnl\_compute1
  input\_channels: 4
  output\_channels: 3
  switch\_port: 1
- name: krnl\_compute2
  input\_channels: 2
  output\_channels: 1
  switch\_port: 2
- name: krnl\_compute3
  input\_channels: 1
  output\_channels: 1
  switch\_port: 3
- name: krnl\_compute4
   input\_channels: 1
   output\_channels: 1
   switch\_port: 4

### **APEIRON use case: Partial Particle ID with the NA62 RICH**

- Located at the CERN SPS
- Measure rare kaon decay:
  - − k→πνν with BR(k→πνν) = (8.4 ± 1.0) x 10<sup>-11</sup>
- Nominal event rate at L0: 10MHz
- Number of Cherenkov rings is a good candidate to improve L0 decisions: can we achieve required throughput with a good accuracy?









## **Rings detection - Dense model**

**Fully Connected** 

- Input: 64 hits per event
- Architecture: 3 fully connected layers
- Output: 4 classes (0, 1, 2, 3+ rings per event)
- Qkeras, quantization aware training:
  - ~75% average accuracy with low resource usage: LUT 14%, DSP 2%, BRAM 0% (VCU118)

TensorFlow

- Latency: 22 cycles @ 150MHz
- Initiation Interval (II): 8 cycles





# **Rings detection - Convolutional model**

- Input: PMT channels into image 16x16 pixels
- Architecture: 2 conv layers and 2 dense
- Output: 4 classes (0, 1, 2, 3+ rings per event)
- Qkeras, quantization aware training:
  - ~83% average accuracy with low footprint: LUT 5.2%, FF 1.5%, DSP 4.8%, BRAM 0.05% (Alveo U200)
- Latency: 388 cycles @ 220MHz
- Initiation Interval (II): 369 cycles







### **Convolutional model – Kernel replication**

Throughput is not enough to sustain L0 rate, but we can replicate the network multiple times, also on multiple devices if necessary.



14

### **Energy efficiency**

Low energy consumption compared to other devices (e.g. TDP for GPUs is in the order of hundreds of Watts)





# Backup Slides

Fare clic per inserire testo



### **APEIRON Workflow for Neural Network Tasks**





### **Resources usage**

Post Route Utilization





















### NA62 Experiment

- Located at the CERN SPS
- Measure rare kaon decay:
  - − k→πνν with BR(k→πνν) = (8.4 ± 1.0) x 10<sup>-11</sup>
- ~60% of nominal intensity in 2017-18 data taking, 100% in 2021



#### **Multi-level trigger**

- Level-0 (L0TP) HW trigger on FPGA (10MHz -> 1MHz)
- Level-1 software trigger running in DAQ farm (1MHz -> 100kHz)
- Level-2

### DAQ

- Data bursts are ~6s long
- Some detectors primitives, generated from TEL62 readout boards, are sent to LOTP
- LOTP generates trigger with max latency of 1ms
- L2 trigger run over the complete event information



