FALAPHEL: Drivers

Gabriele Ciarpi

INFN Pisa

17/01/2021

Drivers



- 25 Gb/s driver in 28 nm HPC for SiPh Ring Resonator
- 12.5 Gb/s CML driver in 28 nm HPC+ for SERDES
- 12.5 GHz clock receiver in 28 nm HPC+ for SERDES
- 25 Gb/s driver in 28 nm HPC+ for SiPh Ring Resonator

25 Gb/s Driver for RR in HPC-28 nm

Old design submitted in December 2020, testing board designed in 2021, first tests performed in October 2021.

Three CML stages **Passive and Active** bandwidth enancement outp outn outp outn inp inp inn



IFN

Layout of the 25 Gb/s driver in 28 nm

Driver for SiPh Ring Resonator device able to sustain 25 Gb/s

High-speed Board Design



Great effort into the modeling of the SiPh devices but also into the testing board design



High-speed board with 2.92 mm connectors



Board etch to reduce the bonding wire length (bonding capability should be improved)



Electro-magnetic simulations

Gabriele Ciarpi-INFN Pisa 5

First Electrical Measurements-1



Voltage amplitude divided by a 4 factor (2 for load and 2 for Balun)



The first measurements on the 28 nm driver shown its

ability to operate up 25 Gb/s

INFN





The electrical BER measurements on the HPC 28 nm driver show a value lower than 10⁻¹² up to 25 Gb/s

What about radiation? Working in progress...



INFŃ



Followed approatch:

Translate the previous 25 Gb/s driver to the HPC+ technology and check its operability

High-speed ESD in HPC+

INFN

Translate the custom ESD protections designed in HPC to the HPC+ technology



In-house

- 1 kV HBM ESD with low capacitance (160-200 fF)
- Low resistance Power clamps

The HPC+ technology held by INFN has its own PADs and ESDs for power and low speed (Guido)

• High-speed ESD only where it is required

Note: Power clamps in HPC have some problems



12.5 Gb/s CML driver in 28 nm HPC+

Same driver's structure of HPC



There is still work to be done

- Maximum input capacitance?
- Remove the active peaking?
- Traslate into INFN tech

Simulation of the output signals considering the FPGA loading







Working in progress...

25 Gb/s driver in 28 nm HPC+



HPC driver results 250 200 Eye Amplitude [mV] 120 100 -**--**0.5mA 50 →1.2mA 0 25 15 20 Bitrate [Gb/s] 10 30 35 0 5

How can we improve the driver bandwidth? Which is the main limitation of driver bandwidth?



Other bandwidth extension techs





Custom design of T-coil transformer:

- First simulations of TSMC library inductors did not match the tech results (10% discrepancy in L and 55% discrepancy in Q)
- Now simulations match technology devices (less 10% discrepancy to be refined)
- Many TSMC inductors show a resonant frequency below 10-20 GHz
- Work in progress...



Next points



- Close the 12.5 Gb/s HPC+ driver for the SERDES
- Design the 12.5 GHz HPC+ receiver for the clock of the SERDES
- Design the 25 Gb/s HPC+ driver for the RR with T-coil and RR model (submission: 3° quarter 2022)
- Expose the 25 Gb/s HPC driver to TID e SEE
- Connect the 25 Gb/s HPC driver to SiPh RR and test them

Thanks for the attention