


**TIIMM0/1 prototype:
Cadence mixed
simulation/verification**


Luca Federici (INFN - LNF)
12/07/2021

Outline

- TIIMM0 AMS simulation testbench
- First TIIMM0 simulation outcomes



TIIMMO testbench schematic






VTHR = 0 V
 VSS = 0 V
 VL = 0.4 V
 VH = 1.7 V
 VDDA = 1.8 V
 VDD = 1.8 V
 SUB = 0 V
 iref_ext = 1uA

TIIMMO

testbench cell views

Library	Cell	View Found
TIIMMO_SIM_01_07_20...	stim_SPI	systemVerilog
TIIMMO_SIM_01_07_20...	tb_TIIMMO	schematic
TIIMMO_master	AmpRefCur	schematic
TIIMMO_master	AnalogOutput	schematic
TIIMMO_master	Bandgap	schematic
TIIMMO_master	BiasAmpRef	schematic
TIIMMO_master	COLAnOut	schematic
TIIMMO_master	CSA	schematic
TIIMMO_master	DAC_CompIB	schematic
TIIMMO_master	DAC_IAnout	schematic
TIIMMO_master	DAC_IBS	schematic
TIIMMO_master	DAC_IKrumm	schematic
TIIMMO_master	DAC_PixelDACIref	schematic
TIIMMO_master	DAC_Vbscasc	schematic
TIIMMO_master	DAC_Vfbk	schematic
TIIMMO_master	DAC_Vpcasc	schematic
TIIMMO_master	DAC_cell	schematic
TIIMMO_master	FEEDBACK	schematic
TIIMMO_master	IntFace_Comp_Ib	schematic
TIIMMO_master	IntFace_IAnout	schematic
TIIMMO_master	IntFace_IKrumm	schematic
TIIMMO_master	IntFace_Ibs	schematic
ts018_prim	cpwnmos_thn	spectre
ts018_prim	ddwnps18	spectre
ts018_prim	ddwnpw18	spectre
ts018_prim	ndio_nosal	spectre

Library	Cell	View Found
TIIMMO_master	IntFace_PixelDACIref	schematic
TIIMMO_master	IntFace_Voltage	schematic
TIIMMO_master	RefCurrent	schematic
TIIMMO_master	STRONG0_Column	schematic
TIIMMO_master	STRONG0_ColumnAno...	schematic
TIIMMO_master	STRONG0_Matrix	schematic
TIIMMO_master	Strong0_DAC	schematic
TIIMMO_master	TOP_STRONG0_core	schematic
TIIMMO_master	TOP_TIIMMO	schematic
TIIMMO_master	TrimDAC_v1	schematic
TIIMMO_master	ad_ELT_050	schematic
TIIMMO_master	ad_ELT_6	schematic
TIIMMO_master	comparator	schematic
TIIMMO_master	csa_and_comp	schematic
TIIMMO_master	csa_with_feedback	schematic
TIIMMO_master	pixel_cell_analog	schematic_sim
TIIMM_DIGITAL	RowSelect	 External HDL
TIIMM_DIGITAL	S0CommandDecoder	 External HDL
TIIMM_DIGITAL	StrongPixelReader	 External HDL
analogLib	cap	spectre
analogLib	idc	spectre
analogLib	vdc	spectre
ts018_prim	nmos_18	spectre
ts018_prim	pmos_18	spectre
ts018_prim	rpmpoly3t	spectre
ts018_prim	vnpn18_5	spectre

TIIMM0 AMS simulation

Warning from spectre during hierarchy flattening

WARNING (SPECTRE-8527): some nodes and instances removed from the netlist topology check

Total removed instances 8 (dangling 0, terminals connected together 8)

Warning from spectre during hierarchy flattening.

WARNING (SPECTRE-8531): Floating node. tb_TIIMM0.I1__dUmmY_pORt_0_ is removed.
WARNING (SPECTRE-8531): Floating node. tb_TIIMM0.I1__dUmmY_pORt_1_ is removed.
WARNING (SPECTRE-8531): Floating node. tb_TIIMM0.I1__dUmmY_pORt_2_ is removed.
WARNING (SPECTRE-8531): Floating node. tb_TIIMM0.I1__dUmmY_pORt_3_ is removed.
WARNING (SPECTRE-8531): Floating node. tb_TIIMM0.I1__dUmmY_pORt_4_ is removed.
Further occurrences of this warning will be suppressed.

TIIMM0 AMS simulation

Notice from spectre during topology check.

No connections to node `tb_TIIMM0.I1.I0.I1__RowSelectMask__26__0'.
No connections to node `tb_TIIMM0.I1.I0.I1__RowSelectMask__26__1'.
No connections to node `tb_TIIMM0.I1.I0.I1__RowSelectMask__26__10'.
No connections to node `tb_TIIMM0.I1.I0.I1__RowSelectMask__26__11'.
No connections to node `tb_TIIMM0.I1.I0.I1__RowSelectMask__26__12'.
Further occurrences of this notice will be suppressed.

No DC path from node `tb_TIIMM0.I1.I0.I1__RowSelectMask__26__0' to ground,
Gmin installed to provide path.
No DC path from node `tb_TIIMM0.I1.I0.I1__RowSelectMask__26__1' to ground,
Gmin installed to provide path.
No DC path from node `tb_TIIMM0.I1.I0.I1__RowSelectMask__26__10' to ground,
Gmin installed to provide path.
No DC path from node `tb_TIIMM0.I1.I0.I1__RowSelectMask__26__11' to ground,
Gmin installed to provide path.
No DC path from node `tb_TIIMM0.I1.I0.I1__RowSelectMask__26__12' to ground,
Gmin installed to provide path.
Further occurrences of this notice will be suppressed.

TIIMM0 AMS simulation

Notice from spectre at time = 99.5057 us during transient analysis `tran'.

Found **trapezoidal ringing** on node **tb_TIIMM0.I1.I0.DAC_Ref_b[2]**.

Notice from spectre at time = 99.5067 us during transient analysis `tran'.

Found trapezoidal ringing on node tb_TIIMM0.I1.I0.DAC_Ref_b[2].

Notice from spectre at time = 99.5084 us during transient analysis `tran'.

Found trapezoidal ringing on node tb_TIIMM0.I1.I0.DAC_Ref_b[2].

Notice from spectre at time = 99.5493 us during transient analysis `tran'.

Found trapezoidal ringing on node tb_TIIMM0.I1.I0.DAC_Ref_b[2].

Notice from spectre at time = 127.681 us during transient analysis `tran'.

Found **trapezoidal ringing** on node **tb_TIIMM0.I1.I0.DAC_Vfbk**.

TIIMMO AMS simulation timing violation

Warning! Timing violation

```
$setuphold<hold>( posedge CP:148902 NS, negedge D:148902 NS, 1.000 : 1 NS, 1.000 : 1 NS );
```

```
File: /Dkits/Cds_6.0/TOWER/TS18IS/IP_TOWER/SRC/Std_cells/tsl18fs120_Rev_2015.11/lib/verilog/
```

```
tsl18fs120.v, line = 9191
```

```
Scope: tb_TIIMMO.I1.I0.I8.\SPI_MOSlr_reg[0]
```

```
Time: 148902 NS
```

Warning! Timing violation

```
$setuphold<hold>( posedge CP:152502 NS, posedge D:152502 NS, 1.000 : 1 NS, 1.000 : 1 NS );
```

```
File: /Dkits/Cds_6.0/TOWER/TS18IS/IP_TOWER/SRC/Std_cells/tsl18fs120_Rev_2015.11/lib/verilog/
```

```
tsl18fs120.v, line = 9188
```


```
Scope: tb_TIIMMO.I1.I0.I8.\SPI_MOSlr_reg[0]
```

```
Time: 152502 NS
```



TIIMMO AMS simulation Reset




TIIMMO AMS simulation BandgapReset - IREF set




TIIMMO AMS simulation IREF set - timing




TIIMMO AMS simulation IREF ext (1uA) enabled




TIIMMO AMS simulation VcompIb DAC - 0




TIIMMO AMS simulation VcompIb DAC - whole range




TIIMMO AMS simulation Vfbk DAC - whole range




TIIMMO AMS simulation VIbs DAC - whole range



TIIMMO AMS simulation Vikrumm DAC - whole range



TIIMMO AMS simulation Vbcasc DAC - whole range



Next steps

- + continue with the physical DUT charact. approach to TIIMM0 Full matrix simulation;
- + extend the simulation to the TIIMM1 full and only_analog;